CN106486439A - 包括两部分式壳体的功率电子子模块 - Google Patents
包括两部分式壳体的功率电子子模块 Download PDFInfo
- Publication number
- CN106486439A CN106486439A CN201610702196.8A CN201610702196A CN106486439A CN 106486439 A CN106486439 A CN 106486439A CN 201610702196 A CN201610702196 A CN 201610702196A CN 106486439 A CN106486439 A CN 106486439A
- Authority
- CN
- China
- Prior art keywords
- main body
- base material
- implemented
- attachment means
- submodule
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/02—Containers; Seals
- H01L23/04—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
- H01L23/053—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having an insulating or insulated base as a mounting for the semiconductor body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/02—Containers; Seals
- H01L23/04—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
- H01L23/043—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having a conductive base as a mounting as well as a lead for the semiconductor body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/02—Containers; Seals
- H01L23/04—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
- H01L23/043—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having a conductive base as a mounting as well as a lead for the semiconductor body
- H01L23/051—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having a conductive base as a mounting as well as a lead for the semiconductor body another lead being formed by a cover plate parallel to the base plate, e.g. sandwich type
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/02—Containers; Seals
- H01L23/10—Containers; Seals characterised by the material or arrangement of seals between parts, e.g. between cap and base of the container or between leads and walls of the container
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/367—Cooling facilitated by shape of device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/367—Cooling facilitated by shape of device
- H01L23/3675—Cooling facilitated by shape of device characterised by the shape of the housing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/42—Fillings or auxiliary members in containers or encapsulations selected or arranged to facilitate heating or cooling
- H01L23/433—Auxiliary members in containers characterised by their shape, e.g. pistons
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49838—Geometry or layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L24/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L24/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/71—Means for bonding not being attached to, or not being formed on, the surface to be connected
- H01L24/72—Detachable connecting means consisting of mechanical auxiliary parts connecting the device, e.g. pressure contacts using springs or clips
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/07—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00
- H01L25/072—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00 the devices being arranged next to each other
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04026—Bonding areas specifically adapted for layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/061—Disposition
- H01L2224/0618—Disposition being disposed on at least two different sides of the body, e.g. dual array
- H01L2224/06181—On opposite sides of the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
- H01L2224/241—Disposition
- H01L2224/24135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/24137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
- H01L2224/241—Disposition
- H01L2224/24151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/24221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/24225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/24226—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the HDI interconnect connecting to the same level of the item at which the semiconductor or solid-state body is mounted, e.g. the item being planar
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73267—Layer and HDI connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/8384—Sintering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1305—Bipolar Junction Transistor [BJT]
- H01L2924/13055—Insulated gate bipolar transistor [IGBT]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
- H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Materials Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Geometry (AREA)
- Wire Bonding (AREA)
- Inverter Devices (AREA)
- Coupling Device And Connection With Printed Circuit (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
- Combinations Of Printed Boards (AREA)
Abstract
提出一种子模块,其被实施为包括基材、功率半导体组件、连接装置、端子装置及绝缘材料主体。在这种情况下,基材具有彼此电绝缘的导体轨道,其中功率半导体组件布置在导体轨道上并且导电地连接到导体轨道。连接装置被实施为膜复合体,从而形成面向功率半导体组件和基材的第一主表面及与第一主表面相反的第二主表面,其中子模块通过连接装置在内部以符合电路的方式连接。绝缘材料主体具有第一部分主体,其连接到基材的边缘,且还具有适于端子元件的第一切除部。
Description
技术领域
本发明描述了一种功率电子子模块,其包括可形成壳体的两部分式绝缘材料主体。该子模块凭借下述事实可形成功率半导体模块或功率电子系统的基本单元,所述事实即所述子模块通过自身或与另外的、优选相同的子模块结合来形成功率半导体模块或功率电子系统的基本功率电子构件块。
背景技术
在现有技术中,例如在DE 10 2013 104 949B3中,公开了一种开关装置,其包括基材、功率半导体组件、连接装置、负载端子装置和压力装置。在这种情况下,基材具有电绝缘的导体轨道,其中功率半导体组件布置在导体轨道上。连接装置被实施为膜复合体,其包括导电膜和电绝缘膜,并具有第一主表面和第二主表面。所述开关装置从而在内部以符合电路的方式连接。压力装置具有压力元件,所述压力元件具有第一切除部,布置有从所述第一切除部突出的压力元件,其中压力元件按压到膜复合体的第二主表面的部段上,并且在这种情况下,所述部段布置在功率半导体组件的沿着垂直于功率半导体组件的方向突出的区域内。
发明内容
基于有关所引用的现有技术的知识,本发明的目的是提出一种功率电子子模块,其中所述子模块能够以简单的方式使用,并作为基本单元允许获得功率半导体模块或功率电子系统的简单结构。
根据本发明的功率电子子模块被实施为包括基材,包括布置在基材上的功率半导体组件,包括连接装置,包括端子装置以及包括绝缘材料主体。在这种情况下,基材具有彼此电绝缘的导体轨道,其中所述功率半导体组件布置在导体轨道上并且导电地连接到所述导体轨道。连接装置被实施为膜复合体,其包括导电膜和电绝缘膜,从而形成面向功率半导体组件和基材的第一主表面以及与所述第一主表面相反的第二主表面,其中所述子模块通过连接装置在内部以符合电路的方式连接。绝缘材料主体具有第一部分主体,其连接到所述基材的边缘,并且还具有适于端子元件的第一切除部。绝缘材料主体类似地具有第二部分主体,其被实施为压力主体并且具有第二切除部,布置有从所述第二切除部突出的压力元件。第一部分主体连接到第二部分主体以使得所述第二部分主体布置成能够在基材的方向上相对于所述第一部分主体移动,以便通过压力元件按压到膜复合体的第二主表面的部段上,其中所述部段布置在功率半导体组件的沿着垂直于功率半导体组件的方向突出的区域内。
不言而喻的是,除非本身被排除在外,否则以单数提及的特征,特别是功率半导体模块和与其相应的压力元件,以及在本领域内作为常规的负载端子元件,可在根据本发明的子模块内以复数存在。
优选的是所述第一部分主体部分地或完全地连接到基材的边缘,优选以粘结的方式、优选通过粘合剂连接而连接到基材的边缘。
特别有利的是,第一部分主体和第二部分主体实施为一体。
进一步有利的是,第一部分主体和第二部分主体通过弹性中间主体、特别是通过弹性凸耳连接到彼此。
优选地,绝缘材料主体由耐高温的热塑性材料、特别是聚苯硫醚构成,以及压力元件由硅橡胶、特别是交联的液体硅胶构成。
还优选的是,优选扁平的金属主体布置在第二部分主体的背离基材的一侧上。在这种情况下,金属主体可以力锁定的方式(优选通过闩锁连接)或可以粘结的方式(优选通过粘合剂连接)而连接到所述第二部分主体。
有利的是,端子装置被实施为膜部段从而作为连接装置的一部分。
有利的是,端子装置可被实施为负载端子装置和/或被实施为辅助端子装置。负载和辅助端子装置同样可存在于所述子模块内。
所述端子装置之一可被实施为接触弹簧,并且可以力锁定和导电的方式连接到基材或连接装置。
所述端子装置之一可被实施为压配合接触件,并且可以粘结和导电的方式连接到基材或连接装置。
所述端子装置之一可被实施为金属成型的主体,并且可以力锁定的方式、优选以压力接触的方式或以粘结的方式连接到基材或连接装置,并且上述方式在每种情况下都是导电的方式,优选通过烧结连接或通过焊接连接进行。在其中存在力锁定连接的情况下,将力引入到金属成型主体上可优选通过第二部分主体来实现。
不言而喻的是,本发明的不同构造可以单独的方式或以任意组合的方式来实现以便获得改进。具体地,在不脱离本发明范围的情况下,在此处和下文所提及和解释说明的特征不仅可以所示的组合方式使用,而且可以其它组合方式使用,或自身单独使用。
附图说明
本发明的进一步的阐明、有利细节和特征从如图1至图4中所示的根据本发明布置的示例性实施例或其部分的以下描述是显明的。
图1示出根据本发明的子模块的第一构造。
图2示出具有根据本发明的子模块的第二构造的装置。
图3和图4示出根据本发明的子模块的第三构造的三维视图。
具体实施方式
图1示出根据本发明的子模块1的第一构造。该图示出从原则上而言在本领域内作为常规实施的基材2,并且包括绝缘材料主体20和导体轨道22,导体轨道22布置在绝缘材料主体20上并且分别彼此电绝缘,子模块1的所述导体轨道具有不同的电位,特别是负载电位,并且还具有辅助电位,特别是开关和测量电位。在此处具体示出具有负载电位的三个导体轨道22,这诸如是典型的半桥式拓扑结构。
相应的功率半导体组件24布置在两个导体轨道22上,该功率半导体组件可如本领域内常规的那样被实施为功率二极管或被实施为开关,例如被实施为MOS-FET或IGBT。相应的功率半导体组件24如本领域内常规的那样导电地连接到所述导体轨道22的所分配的一个导体轨道,优选通过烧结连接。
子模块1的内部连接通过连接装置3形成,所述连接装置3由膜复合体制成,所述膜复合体具有交替的导电膜30、34和电绝缘膜32。在此,膜复合体正好具有两个导电膜和布置在其间的一个绝缘膜。在这种情况下,膜复合体3的面向基材2的表面300形成第一主表面,而相反的表面形成第二主表面340。具体地,连接装置3的导电膜30、34为固有结构,因此形成彼此电绝缘的导体轨道部段。所述导体轨道部段具体地将相应的功率半导体组件24、更确切地是其在背离基材2的一侧上的接触区域,连接到基材的导体轨道22。在一个优选的构造中,导体轨道部段通过烧结连接粘结地连接到所述接触区域。不言而喻的是,功率半导体组件24之间以及基材2的导体轨道22之间的连接也可以相同的方式形成。
对于外部电气链路而言,子模块1具有负载和辅助端子元件4,在此只示出了一个辅助端子元件42。所述辅助端子元件42纯粹通过示例的方式被实施为接触弹簧,其以力锁定的方式通过接触脚而连接到基材2的导体轨道22。从原则上而言,连接装置3本身的部分也可被实施为负载或辅助端子元件。负载端子元件(未示出)此外可如本领域内常规的那样实施。
示出一个辅助端子元件42,并且有利的是还有另外的辅助端子元件(未示出)和负载端子元件(也未示出)布置在被实施为壳体或部分壳体的绝缘材料主体5的切除部524内,并且如果合适的话也以固定在其位置下的方式或可移动但被束缚的方式被安装在该处。
绝缘材料主体5本身在此被一体地实施为第一部分主体52以及第二部分主体54,所述第一部分主体52通过粘合剂连接而连接到基材2的边缘26,所述第二部分主体54布置成可相对于第一部分主体52以及因而也相对于基材2移动。为了形成可移动的布置,绝缘材料主体5具有两个中间主体58,在此被实施为凸耳。所述凸耳具有S形的走向,其允许第二部分主体54相对于第一部分主体52移动,特别是在垂直于基材2的方向上。
所述第二部分主体54在其面向基材2的一侧上具有切除部546以及布置在所述切除部546中并稍微突出的压力元件56。所述压力元件设置成在压力已经施加到第二部分主体54上之后按压到连接装置3的第二表面340的部段上,参照关于图2的描述。所述部段分别与下方布置的功率半导体组件24对准。第二部分主体54被具体实施为刚性的,以便能够将引入到其上的压力均匀地传递到压力元件56。为此目的以及针对在开关装置的操作过程中热负载的背景状况,第二部分主体54由耐高温的热塑性材料、特别是聚苯硫醚构成。压力元件56在操作期间必须能够施加大致恒定的压力并且在这种情况下特别是在不同的温度下亦如此。为此目的,压力元件56由硅橡胶构成,特别是所谓的交联的液体硅胶,也被称为液体硅橡胶(LSR,Liquid Silicone Rubber),具有20至70、优选30至40的肖氏A硬度。这通过双组分注塑成型方法布置在第二部分主体54内。
所述第二部分主体54还具有扁平的金属主体540,在这种情况下在不限制一般性的情况下,所述金属主体540布置在背离基材一侧的另一切除部内。
在无负载的状态下,即在第二部分主体54上没有压力的状态下,后者即第二部分主体54以及因此特别还有压力元件56通过布置的功率半导体组件24并通过连接装置3与基材2间隔开。
图2以分解视图示出具有根据本发明的子模块1的第二构造的布置。在此该图示出子模块1,其与根据图1所示的不同之处在于:辅助端子元件的不同构造,在此辅助端子元件被实施为压力配合接触件44;不存在第二部分主体54的金属主体;以及连接装置3的背离基材2的表面上的附加涂层36。所述涂层36在一方面可被实施为灌封(potting),或在另一方面被实施为附加的膜,并特别是用于防潮保护。所述涂层在此属于连接单元3本身,使得涂层的表面从而形成连接装置3的表面340。
在该布置中还示出如本领域内常规的用于从子模块1的功率半导体组件24散热的冷却装置6。为此目的,子模块1布置在冷却装置6的表面上,其中为此目的,如在本领域内常规的那样,导热膏60布置在基材2和冷却装置6之间。仅仅通过示例而不限制一般性的方式,冷却装置6在此被实施为空气冷却装置。
还纯粹示意性地示出压力引入装置7,它将压力引入到第二部分主体54的背离基材2的表面上。作为这种压力引入的结果,第二部分主体54相对于第一部分主体受到按压,第一部分主体连接到基材2的边缘26,因此在垂直于基材2的方向上、在基材2的方向上相对于基材不可移动。因此,压力元件56被按压到连接装置3的表面340的与功率半导体组件24对准的部段342上。优选地,还如图所示,连接装置3的压力引入到其上的部段342不与相应对准的功率半导体组件24突出的区域240重叠。
图3和图4示出根据本发明的子模块1的第三构造的三维视图,其中图3完全示出子模块,但没有负载端子元件,而图4示出通过子模块的剖面图。
附图首先示出基本上如本领域中常规那样的基材2,以及布置的功率半导体元件24和连接装置3,如关于图1所述的那样,以便子模块1的内部的符合电路的连接。在这种情况下,连接装置3覆盖功率半导体组件24,使得后者不直接可见,而是布置在连接装置的相应的较大矩形部段的下方。在此布置有可从具有栅极引线344的矩形识别的四个IGBT,和与其反向并联连接的从没有栅极引线的矩形识别的两个续流二极管,其共同形成半桥电路。
以与其间隔开的方式示出的是绝缘材料主体5,被一体地实施为第一部分主体52、第二部分主体54和连接所述部分主体的两个中间主体56,所述中间主体在此进而被实施为S形凸耳。第一部分主体52形成在基材2周围的框架,使得第一部分主体52的下边缘520定位在基材的边缘26上,且有利地还通过粘合剂连接而连接在该处。此外,第一部分主体52还具有部分地覆盖基材2的覆盖区域。多个切除部524布置在所述覆盖区域内,端子元件布置在所述切除部内。负载端子元件40和辅助端子元件42在此如本领域内常规的那样设置,其中在图3中仅示出辅助端子元件。
在图4所示的负载端子元件4纯粹通过示例的方式被实施为金属成型主体,其通过接触脚、有利地类似地通过焊接或烧结连接而粘结地连接到基材2的导体轨道22。
在基材2的方向上即在垂直于基材2的方向上可相对于第一部分主体移动的第二部分主体54在其背离基材的一侧上具有承载于其上的金属主体540,该金属主体通过闩锁装置58固定到第二部分主体54的绝缘主体上,所述闩锁装置58以不限制一般性的方式被实施为卡扣钩(snap-action hook)和两个止动元件544。所述金属主体540用于稳定性和均匀的压力分布。
图4还示出第二部分主体54的压力元件56,并且还有连接装置3的部段342,连接装置3的部段342被分配到所述压力元件56之一,并且当压力施加到第二部分主体时所压力元件将压力引入到连接装置3的部段342上。
Claims (13)
1.功率电子子模块(1),其包括基材(2)、布置在基材(2)上的功率半导体组件(24)、连接装置(3),并包括端子装置(4)以及绝缘材料主体(5),所述基材(2)具有彼此电绝缘的导体轨道(22),其中所述功率半导体组件(24)布置在导体轨道(22)上并且导电地连接到所述导体轨道(22);
其中连接装置(3)被实施为膜复合体,其包括导电膜(30,34)和电绝缘膜(32),从而形成面向功率半导体组件(24)和基材(2)的第一主表面(300)以及与所述第一主表面(300)相反的第二主表面(340),并且其中所述子模块(1)通过连接装置(3)在内部以符合电路的方式连接;
其中绝缘材料主体(5)具有第一部分主体(52),其连接到所述基材(2)的边缘(26),并且具有适于端子装置(4)的第一切除部(524);
其中绝缘材料主体(5)具有第二部分主体(54),其被实施为压力主体并且具有第二切除部(546),布置有从所述第二切除部(546)突出的压力元件(56);
第一部分主体连接到第二部分主体以使得所述第二部分主体布置成能够在基材的方向上相对于第一部分主体移动,以便通过压力元件(56)按压到膜复合体的第二主表面(340)的部段(342)上,其中所述部段布置在功率半导体组件(24)的沿着垂直于功率半导体组件(24)的方向突出的区域(240)内。
2.根据权利要求1所述的子模块,其中:
所述第一部分主体(52)部分地或完全地连接到基材(2)的边缘(26),优选以粘结的方式、优选通过粘合剂连接而连接到基材(2)的边缘(26)。
3.根据前述权利要求任一项所述的子模块,其中:
第一部分主体(52)和第二部分主体(54)实施为一体。
4.根据权利要求1所述的子模块,其中:
第一部分主体(52)和第二部分主体(54)通过弹性中间主体(58)连接到彼此,特别是通过弹性凸耳连接到彼此。
5.根据权利要求1所述的子模块,其中:
绝缘材料主体(5)由耐高温的热塑性材料构成,特别是由聚苯硫醚构成,以及压力元件(56)由硅橡胶构成,特别是由交联的液体硅胶构成。
6.根据权利要求1所述的子模块,其中:
金属主体(540),优选扁平的金属主体(540),布置在第二部分主体(52)的背离基材(2)的一侧上。
7.根据权利要求1所述的子模块,其中:
金属主体(540)以力锁定的方式连接到所述第二部分主体(54),优选通过闩锁连接(542)或以粘结的方式、优选通过粘合剂连接而连接到所述第二部分主体(54)。
8.根据权利要求1所述的子模块,其中:
端子装置(4)被实施为负载端子装置(40)和/或被实施为辅助端子装置(42,44)。
9.根据权利要求1所述的子模块,其中:
所述端子装置(4)被实施为膜部段,从而被实施为连接装置(3)的一部分。
10.根据权利要求1所述的子模块,其中:
所述端子装置(4)被实施为接触弹簧,并且以力锁定和导电的方式连接到基材(2)或连接装置(3)。
11.根据权利要求1所述的子模块,其中:
所述端子装置(4)被实施为压配合接触件(44),并且以粘结和导电的方式连接到基材(2)或连接装置(3)。
12.根据权利要求1所述的子模块,其中:
所述端子装置(4)被实施为金属成型的主体(40),并且以力锁定的方式连接到基材(2)或连接装置(3),优选以压力接触的方式或以粘结的方式连接到基材(2)或连接装置(3),并且上述方式在每种情况下都是导电的方式,优选通过烧结连接或通过焊接连接进行连接。
13.根据权利要求12所述的子模块,其中:
在其中存在力锁定连接的情况下,将力引入到金属成型主体(40)上是通过第二部分主体(54)来实现的。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE102015114188.4A DE102015114188B4 (de) | 2015-08-26 | 2015-08-26 | Leistungselektronisches Submodul mit einem zweiteiligen Gehäuse |
DE102015114188.4 | 2015-08-26 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN106486439A true CN106486439A (zh) | 2017-03-08 |
CN106486439B CN106486439B (zh) | 2021-07-30 |
Family
ID=58010500
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201620916735.3U Withdrawn - After Issue CN206059379U (zh) | 2015-08-26 | 2016-08-22 | 功率电子子模块 |
CN201610702196.8A Active CN106486439B (zh) | 2015-08-26 | 2016-08-22 | 包括两部分式壳体的功率电子子模块 |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201620916735.3U Withdrawn - After Issue CN206059379U (zh) | 2015-08-26 | 2016-08-22 | 功率电子子模块 |
Country Status (3)
Country | Link |
---|---|
US (1) | US10157806B2 (zh) |
CN (2) | CN206059379U (zh) |
DE (1) | DE102015114188B4 (zh) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN110534493A (zh) * | 2018-05-25 | 2019-12-03 | 赛米控电子股份有限公司 | 具有塑料模制件和负载端子元件的模块和功率半导体器件 |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102017115879B4 (de) | 2017-07-14 | 2021-07-22 | Semikron Elektronik Gmbh & Co. Kg | Verfahren zur Herstellung eines leistungselektronischen Submoduls mittels eines Schweißenverfahrens |
DE102017115883B4 (de) | 2017-07-14 | 2020-04-02 | Semikron Elektronik Gmbh & Co. Kg | Leistungselektronisches Submodul mit Gleich- und Wechselspannungsanschlusselementen und Anordnung hiermit |
DE102017126716B4 (de) * | 2017-11-14 | 2021-07-22 | Semikron Elektronik Gmbh & Co. Kg | Anordnung mit einem Leistungshalbleitermodul mit einer Schalteinrichtung |
DE112018006776T5 (de) * | 2018-01-05 | 2020-09-17 | Mitsubishi Electric Corporation | Halbleitervorrichtung |
DE102020115831B4 (de) * | 2020-06-16 | 2024-03-14 | Semikron Elektronik Gmbh & Co. Kg | Leistungselektronische Schalteinrichtung mit einer Druckeinrichtung |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040217465A1 (en) * | 2001-10-10 | 2004-11-04 | Thilo Stolze | Power semiconductor module |
CN101064299A (zh) * | 2006-02-13 | 2007-10-31 | 塞米克朗电子有限及两合公司 | 压力接触构造的功率半导体模块 |
DE102008034953A1 (de) * | 2008-07-26 | 2010-01-28 | Semikron Elektronik Gmbh & Co. Kg | Edelmetallverbindungsmittel und Verwendungsverfahren hierzu |
CN104157635A (zh) * | 2013-05-14 | 2014-11-19 | 赛米控电子股份有限公司 | 功率半导体模块和具有该功率半导体模块的系统 |
CN104157622A (zh) * | 2013-05-14 | 2014-11-19 | 赛米控电子股份有限公司 | 功率电子开关装置和具有该功率电子开关装置的布置结构 |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102013109589B3 (de) * | 2013-09-03 | 2015-03-05 | Semikron Elektronik Gmbh & Co. Kg | Leistungshalbleitereinrichtung und Verfahren zur Herstellung einer Leistungshalbleitereinrichtung |
DE102014106570B4 (de) * | 2014-05-09 | 2016-03-31 | Semikron Elektronik Gmbh & Co. Kg | Leistungshalbleitermodul mit Schalteinrichtung und Anordnung hiermit |
DE102015111204B4 (de) * | 2015-07-10 | 2019-03-07 | Semikron Elektronik Gmbh & Co. Kg | Leistungselektronisches Modul mit Lastanschlusselementen |
-
2015
- 2015-08-26 DE DE102015114188.4A patent/DE102015114188B4/de active Active
-
2016
- 2016-08-22 CN CN201620916735.3U patent/CN206059379U/zh not_active Withdrawn - After Issue
- 2016-08-22 CN CN201610702196.8A patent/CN106486439B/zh active Active
- 2016-08-26 US US15/249,075 patent/US10157806B2/en active Active
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040217465A1 (en) * | 2001-10-10 | 2004-11-04 | Thilo Stolze | Power semiconductor module |
CN101064299A (zh) * | 2006-02-13 | 2007-10-31 | 塞米克朗电子有限及两合公司 | 压力接触构造的功率半导体模块 |
DE102008034953A1 (de) * | 2008-07-26 | 2010-01-28 | Semikron Elektronik Gmbh & Co. Kg | Edelmetallverbindungsmittel und Verwendungsverfahren hierzu |
CN104157635A (zh) * | 2013-05-14 | 2014-11-19 | 赛米控电子股份有限公司 | 功率半导体模块和具有该功率半导体模块的系统 |
CN104157622A (zh) * | 2013-05-14 | 2014-11-19 | 赛米控电子股份有限公司 | 功率电子开关装置和具有该功率电子开关装置的布置结构 |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN110534493A (zh) * | 2018-05-25 | 2019-12-03 | 赛米控电子股份有限公司 | 具有塑料模制件和负载端子元件的模块和功率半导体器件 |
CN110534493B (zh) * | 2018-05-25 | 2024-04-09 | 赛米控电子股份有限公司 | 具有塑料模制件和负载端子元件的模块和功率半导体器件 |
Also Published As
Publication number | Publication date |
---|---|
US20170062296A1 (en) | 2017-03-02 |
US10157806B2 (en) | 2018-12-18 |
DE102015114188A1 (de) | 2017-03-02 |
CN206059379U (zh) | 2017-03-29 |
DE102015114188B4 (de) | 2019-03-07 |
CN106486439B (zh) | 2021-07-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN206059379U (zh) | 功率电子子模块 | |
CN105097716B (zh) | 具有开关装置的功率半导体模块以及包括该功率半导体模块的布置 | |
CN206040616U (zh) | 功率电子模块 | |
KR102214418B1 (ko) | 전력 반도체 스위칭 장치 및 이를 포함하는 장치 | |
KR101204630B1 (ko) | 가압 접촉식 전력 반도체 모듈 | |
CN102595785B (zh) | 功率切换电路 | |
US20140334203A1 (en) | Power converter and method for manufacturing power converter | |
US10130015B2 (en) | Electronic circuit unit | |
US9780684B2 (en) | Power converter | |
US9891247B2 (en) | U-shaped vertical shunt resistor for Power Semiconductor module | |
US10490490B2 (en) | Thermally conductive semiconductor device and manufacturing method thereof | |
US20170092574A1 (en) | Method for manufacture a power electronic switching device and power electronic switching device | |
CN107644819A (zh) | 功率电子开关装置、其布置结构及制造开关装置的方法 | |
TW201106546A (en) | Printed circuit board arrangement | |
US20150282339A1 (en) | Power semiconductor device | |
CN109786341A (zh) | 具有开关装置的功率半导体模块及其配置 | |
JP2020506551A (ja) | パワー半導体モジュール | |
CN108713250B (zh) | 电力用半导体装置及电力用半导体核心模块 | |
CN107644858A (zh) | 功率电子开关装置、其布置结构及制造开关装置的方法 | |
CN105304597A (zh) | 功率半导体模块系统及其制造方法 | |
CN107492531B (zh) | 半导体装置 | |
CN107644818A (zh) | 功率电子开关装置、其布置结构及制造开关装置的方法 | |
US10438872B2 (en) | Semiconductor device and lead frame | |
US7164201B2 (en) | Semiconductor module with scalable construction | |
CN106486436A (zh) | 包括多个子模块和压力装置的功率半导体模块及其布置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |