CN106301594A - A kind of roaster infrared identification device many regulation of electrical circuits formula signal processing system - Google Patents

A kind of roaster infrared identification device many regulation of electrical circuits formula signal processing system Download PDF

Info

Publication number
CN106301594A
CN106301594A CN201610749862.3A CN201610749862A CN106301594A CN 106301594 A CN106301594 A CN 106301594A CN 201610749862 A CN201610749862 A CN 201610749862A CN 106301594 A CN106301594 A CN 106301594A
Authority
CN
China
Prior art keywords
pole
amplifier
resistance
audion
polar capacitor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
CN201610749862.3A
Other languages
Chinese (zh)
Inventor
郭力
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sichuan Huasuo Automation Information Engineering Co Ltd
Original Assignee
Sichuan Huasuo Automation Information Engineering Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sichuan Huasuo Automation Information Engineering Co Ltd filed Critical Sichuan Huasuo Automation Information Engineering Co Ltd
Priority to CN201610749862.3A priority Critical patent/CN106301594A/en
Publication of CN106301594A publication Critical patent/CN106301594A/en
Withdrawn legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04BTRANSMISSION
    • H04B10/00Transmission systems employing electromagnetic waves other than radio-waves, e.g. infrared, visible or ultraviolet light, or employing corpuscular radiation, e.g. quantum communication
    • H04B10/60Receivers
    • H04B10/66Non-coherent receivers, e.g. using direct detection
    • H04B10/69Electrical arrangements in the receiver
    • H04B10/697Arrangements for reducing noise and distortion

Landscapes

  • Physics & Mathematics (AREA)
  • Electromagnetism (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Amplifiers (AREA)

Abstract

The invention discloses a kind of roaster infrared identification device many regulation of electrical circuits formula signal processing system, it is characterized in that, mainly by processing chip U, audion VT3, wireless receiver W, inductance L2, inductance L3, electromagnetic interference suppression circuit, anti-frequency mixes filter circuit, signal receiving circuit, correction of frequency errors circuit, and respectively with the signal output amplifier composition processing the VOUT pin of chip U and GPOS pin and correction of frequency errors circuit is connected.Many cultivations wave phase of digital signal or frequency error can be corrected by the present invention, make digital signal more steady;And the low current signal in the signal of output or charge signal can be amplified, make signal more stable, thus improve the present invention effect to signal processing, effectively ensure that the accuracy of the operating position monitoring of infrared light automatic identification equipment equipment each to flame system place furnace chamber.

Description

A kind of roaster infrared identification device many regulation of electrical circuits formula signal processing system
Technical field
The present invention relates to a kind of processing system, specifically, be a kind of many circuit of roaster infrared identification device Adjustment type signal processing system.
Background technology
By technological requirement in calcining carbon furnace control system, flame system equipment need on roaster by temperature and time Half interval contour moves to another furnace chamber from a furnace chamber and is operated, and traditional calcining carbon furnace control system furnace chamber identification is equal Wire jack plug mode is used to realize.Owing to these flame system equipment needs often to move on roaster, and moving It is necessary for plugging connected end time dynamic, therefore often results in cable and connector such as loose contact occurs, breaks The problems such as line, thus cause monitoring system not know the operating position of flame system each equipment place furnace chamber, and then affect work The real-time storage of skill parameter and the inquiry of historical data.
Along with the development of science and technology, infrared light automatic identification equipment is widely used in the prison of calcining carbon furnace chamber number Control, this infrared light automatic identification equipment is many by the transmitter module for bay information, and is used for receiving this room information Wireless signal processing system, and the main controller composition for the real-time storage of technological parameter and the inquiry of historical data;And Wireless signal processing system is then that continual the sending of transmitter module is had the infrared light beam signal of furnace chamber information and carried out Receiving and process, main controller obtains carbon roasting furnace after then processing according to the digital information of wireless signal processing system transmission Technological parameter, therefore the docking of wireless signal processing system is received signal processing and is the most accurately determined the charcoal element roasting that main controller obtains Burn the accuracy of the technological parameter of stove.
But, the signal processing system docking collection of letters number of existing calcining carbon furnace chamber infrared light automatic identification equipment Treatment effect is poor, causes the operating position monitoring of infrared light automatic identification equipment equipment each to flame system place furnace chamber to occur Deviation, and then affect the real-time storage of the technological parameter of calcining carbon furnace chamber number and the inquiry of historical data.
Therefore it provides a kind of calcining carbon furnace chamber infrared light automatic identification equipment letter that can improve signal processing effect Number processing system is the task of top priority.
Summary of the invention
It is an object of the invention to overcome the signal processing of existing calcining carbon furnace chamber infrared light automatic identification equipment The poor defect for the treatment of effect that system docking is collected mail number, it is provided that a kind of roaster infrared identification device many regulation of electrical circuits formula Signal processing system.
To achieve these goals, the scheme that the present invention uses is as follows: a kind of many circuit of roaster infrared identification device Adjustment type signal processing system, mainly by processing chip U, audion VT3, wireless receiver W, negative pole is with process chip U's The polar capacitor C5 that GNEG pin is connected, positive pole is connected with the colelctor electrode of audion VT3, positive pole after inductance L2 with three poles After the colelctor electrode of pipe VT3 is connected, negative pole is connected with the emitter stage of audion VT3, polar capacitor C4, the N pole of ground connection is through resistance Two poles that after R8, the emitter stage with audion VT3 is connected, P pole is connected with the FDBK pin processing chip U after resistance R9 Pipe D4, is serially connected in the inductance L3 between the VC pin and the GPOS pin that process chip U, is serially connected in base stage and the place of audion VT3 Electromagnetic interference suppression circuit between the COM pin of reason chip U, the signal receiving circuit being connected with wireless receiver W, concatenation Anti-frequency between signal receiving circuit and the IN pin processing chip U mixes filter circuit, respectively with the VNEG pipe processing chip U The correction of frequency errors circuit that foot is connected with FDBK pin, and respectively with process the VOUT pin of chip U and GPOS pin And the signal output amplifier composition that correction of frequency errors circuit is connected;Described signal receiving circuit also with process chip The VC pin of U is connected;The GND pin ground connection of described process chip U.
Described electromagnetic interference suppression circuit by amplifier P5, audion VT7, N pole after resistance R32 with amplifier P5 just The diode D14 that pole is connected, P pole is connected with the base stage of audion VT3, negative pole is connected with the positive pole of amplifier P5, just The polar capacitor C18 that pole base stage with audion VT3 after adjustable resistance R30 is connected, the N pole phase of one end and diode D14 Connect, the resistance R33 of other end ground connection, negative pole is connected with the emitter stage of audion VT7, positive pole after inductance L5 with amplifier Polar capacitor C19, the N pole that the positive pole of P5 is connected is connected with the positive pole of amplifier P5, P pole after resistance R31 with audion Diode D15, the N pole that the base stage of VT7 is connected outfan with amplifier P5 after resistance R35 is connected, P pole and amplifier The diode D16 that the negative pole of P5 is connected, one end is connected with the negative pole of amplifier P5, the outfan of the other end and amplifier P5 The adjustable resistance R36 being connected, positive pole colelctor electrode with audion VT7 after resistance R34 is connected, the polarity electricity of minus earth Hold C21, and the polarity electricity that positive pole is connected, negative pole is connected with the colelctor electrode of audion VT7 with the outfan of amplifier P5 Hold C20 composition;The minus earth of described amplifier P5;The negative pole of described polar capacitor C20 also with process chip U COM pin It is connected.
Further, described anti-frequency mixes filtered electrical routing amplifier P4, audion VT6, positive pole after inductance L4 with amplification Polar capacitor C14, the P pole that the positive pole of device P4 is connected, negative pole is connected with signal receiving circuit is electric with polarity after resistance R25 Hold the diode D12 that positive pole is connected, N pole colelctor electrode with audion VT6 after resistance R28 is connected of C14, positive pole with put The polar capacitor C15 that positive pole is connected, negative pole is connected with the emitter stage of audion VT6 of big device P4, positive pole and audion VT6 Polar capacitor C16, the P pole that colelctor electrode is connected, negative pole positive pole with amplifier P4 after resistance R26 is connected and amplifier The diode D11 that the positive pole of P4 is connected, N pole outfan with amplifier P4 after resistance R23 is connected, positive pole is through resistance The polar capacitor that after R22, the P pole with diode D11 is connected, negative pole outfan with amplifier P4 after resistance R24 is connected C13, P pole negative pole with amplifier P4 after adjustable resistance R27 is connected, N pole is connected with the outfan of amplifier P4 two Pole pipe D13, and negative pole be connected with the negative pole of amplifier P4 after ground connection, positive pole after resistance R29 with the output of amplifier P4 The polar capacitor C17 composition that end is connected;The base stage of described audion VT6 is connected with the P pole of diode D12, its colelctor electrode Ground connection;The minus earth of described polar capacitor C13;The outfan of described amplifier P4 is also connected with the IN pin processing chip U Connect.
Described signal receiving circuit is by amplifier P1, amplifier P2, audion VT1, audion VT2, and negative pole is through resistance R1 The polar capacitor C1 that positive pole with amplifier P1 is connected afterwards, positive pole is connected with the output stage of wireless receiver W, one end with put The resistance R2 that negative pole is connected, the other end is connected with the colelctor electrode of audion VT1 of big device P1, positive pole is with audion VT1's Emitter stage is connected, polar capacitor C2, the P pole of minus earth colelctor electrode with audion VT1 after resistance R3 is connected, N pole The diode D2 that negative pole with polar capacitor C2 is connected after resistance R6, one end is connected with the negative pole of polar capacitor C2, separately The resistance R5 that one end is connected with the positive pole of amplifier P2, positive pole base stage with audion VT1 after inductance L1 is connected, negative pole Polar capacitor C3, the P pole being connected with the positive pole of amplifier P2 be connected with the negative pole of amplifier P2 after ground connection, N pole through resistance The diode D3 that after R7, outfan with amplifier P2 is connected, one end is connected with the base stage of audion VT2, the other end and pole The adjustable resistance R4 that the positive pole of property electric capacity C3 is connected, and P pole is connected with the outfan of amplifier P1, N pole and audion The diode D1 composition that the emitter stage of VT2 is connected;The outfan of described amplifier P2 also colelctor electrode with audion VT2 is connected Connect;The positive pole of described polar capacitor C3 also negative pole with amplifier P1 is connected;The anelectrode of described amplifier P1 and process core The VC pin of sheet U is connected, its negative electrode ground connection, its outfan the most also negative pole with polar capacitor C14 are connected.
Described correction of frequency errors circuit is by field effect transistor MOS, audion VT4, P pole and the VNEG pin processing chip U Be connected, diode D6 that N pole is connected with the source electrode of field effect transistor MOS, positive pole is connected with the colelctor electrode of audion VT4, Be connected with the base stage of audion VT4 after polar capacitor C6, P electrode resistance R11 of minus earth, the diode D5 of N pole ground connection, just The polar capacitor C7 that pole is connected with the base stage of audion VT4, be connected with the N pole of diode D5 after negative pole resistance R10, positive pole After adjustable resistance R15, the drain electrode with field effect transistor MOS is connected, negative pole N pole with diode D5 after resistance R13 is connected Polar capacitor C9, positive pole is connected with the adjustable side of adjustable resistance R15, negative pole after resistance R12 with the P pole phase of diode D5 The polar capacitor C8 connected, and one end is connected with the negative pole of polar capacitor C9, the other end is connected with the N pole of diode D5 Adjustable resistance R14 composition;The emitter stage of described audion VT4 respectively with process the FDBK pin of chip U and field effect transistor MOS Grid be connected;The positive pole of described polar capacitor C7 also adjustable side with adjustable resistance R15 is connected;Described polar capacitor C9 Negative pole be also connected with signal output amplifier.
Described signal output amplifier is connected with the GPOS pin processing chip U by amplifier P3, audion VT5, P pole Connect, diode D9 that N pole positive pole with amplifier P3 after resistance R19 is connected, positive pole after resistance R18 with diode D9's Polar capacitor C10, the P pole that N pole is connected, negative pole is connected with the VOUT pin of process chip U and the VOUT pipe processing chip U The output of diode D7, the N pole that foot is connected, N pole base stage with audion VT5 after resistance R16 is connected and amplifier P3 The diode D8 that end is connected, P pole negative pole with amplifier P3 after resistance R17 is connected, the output of positive pole and amplifier P3 End is connected, polar capacitor C11, P pole that negative pole is connected with the emitter stage of audion VT5 after resistance R20 with diode D9 The diode D10 that N pole is connected, N pole outfan with amplifier P3 after resistance R21 is connected, and positive pole and two poles The polar capacitor C12 composition of ground connection after the N pole of pipe D9 is connected, negative pole is connected with the P pole of diode D10;Described amplifier The minus earth of P3;The colelctor electrode of described audion VT5 is connected with the negative pole of polar capacitor C9;Described audion VT5 sends out Emitter-base bandgap grading is as the outfan of signal output amplifier.
For the practical effect of the present invention, described process chip U the most preferentially have employed the integrated chip of AD603A and comes real Existing.
The present invention compared with prior art, has the following advantages and beneficial effect:
(1) the interference electric wave signal in the signal received can be eliminated by the present invention;And the present invention can also be to numeral Many cultivations wave phase of signal or frequency error are corrected, and make digital signal more steady;And can to output signal in faint Current signal or charge signal are amplified, and make signal more stable, thus improve the present invention effect to signal processing, have The accuracy of the operating position monitoring of the infrared light automatic identification equipment equipment each to flame system that the ensure that place furnace chamber of effect.
(2) the strong electromagnetic electric wave in the signal of telecommunication can be eliminated or suppress by the present invention, makes the electric current in the signal of telecommunication Waveform held stationary, can effectively reduce the null offset in the signal of telecommunication, thus improve the effect to signal processing of the present invention Really.
(3) the unnecessary radio-frequency component in the signal of telecommunication can be eliminated or suppress by the present invention, makes the signal of telecommunication more flat Surely, thus improve the present invention dock receive signal processing effect.
(4) the process chip U of the present invention the most preferentially have employed the integrated chip of AD603A and realizes, this chip and peripheral circuit Combine, can effectively improve stability and the reliability of the present invention.
Accompanying drawing explanation
Fig. 1 is the overall structure schematic diagram of the present invention.
Fig. 2 is the electrical block diagram that the anti-frequency of the present invention mixes filter circuit.
Fig. 3 is the electrical block diagram of the electromagnetic interference suppression circuit of the present invention.
Detailed description of the invention
Below in conjunction with embodiment and accompanying drawing thereof, the present invention is described in further detail, but embodiments of the present invention are not It is limited to this.
Embodiment
During enforcement, the present invention is mainly by processing chip U, audion VT3, wireless receiver W, resistance R8, resistance R9, polarity Electric capacity C4, polar capacitor C5, inductance L2, inductance L3, diode D4, electromagnetic interference suppression circuit, anti-frequency mixes filter circuit, signal Receive circuit, correction of frequency errors circuit, and signal output amplifier composition.
During connection, the negative pole of polar capacitor C5 is connected with the GNEG pin processing chip U, and positive pole is with audion VT3's Colelctor electrode is connected.The positive pole of polar capacitor C4 colelctor electrode with audion VT3 after inductance L2 is connected, negative pole and audion The emitter stage of VT3 be connected after ground connection.The N pole of diode D4 emitter stage with audion VT3 after resistance R8 is connected, P pole It is connected with the FDBK pin processing chip U after resistance R9.
Wherein, inductance L3 is serially connected between VC pin and the GPOS pin processing chip U.Electromagnetic interference suppression circuit concatenates Between the base stage and the COM pin processing chip U of audion VT3.Signal receiving circuit is connected with wireless receiver W.Anti- The mixed filter circuit of frequency is serially connected between signal receiving circuit and the IN pin processing chip U.Correction of frequency errors circuit respectively with The VNEG pin processing chip U is connected with FDBK pin.Signal output amplifier respectively with process chip U VOUT pin It is connected with GPOS pin and correction of frequency errors circuit.Described signal receiving circuit also with process chip U VC pin phase Connect;The IN pin of described process chip U also colelctor electrode with audion VT3 is connected, its GND pin ground connection.
During enforcement, described wireless receiver W has furnace chamber information for receiving continual the sending of transmitter module Infrared light beam signal, the signal of reception is then converted to the signal of telecommunication and is transmitted by this wireless receiver W.And described audion VT3, resistance R8, resistance R9, polar capacitor C4, polar capacitor C5, inductance L2 and diode D4 then define electromagnetism interference device, What the external world can be produced by this electromagnetism interference device suppresses or weakens the electromagnetic interference signal processing chip U, the most really Protect the process chip U effect to signal processing, thus improve the present invention treatment effect to signal.Reality for the present invention Border using effect, described process chip U the most preferentially have employed the integrated chip of AD603A and realizes, and the VC pin of this chip is then with outward Portion's power supply is connected, and the external power source of the present invention is 12V DC source.
Wherein, the interference electric wave signal in the signal received then is eliminated by the signal receiving circuit of the present invention;And Many cultivations wave phase of digital signal or frequency error can also be corrected by the correction of frequency errors circuit of the present invention, make numeral letter Number more steady.Meanwhile, the signal output amplifier of the present invention can be to the low current signal in the signal of output or electric charge letter Number it is amplified, makes signal more stable, thus improve the present invention effect to signal processing.Described signal output is amplified Circuit then by the digital data transmission after processing and amplifying to main controller, main controller then according to wireless signal processing system transmission number Word information obtains the technological parameter of carbon roasting furnace after processing.Therefore the present invention can effectively guarantee that infrared light identifies automatically The accuracy of the operating position monitoring of device equipment each to flame system place furnace chamber, and then ensure that calcining carbon furnace chamber number The real-time storage of technological parameter and historical data can be inquired about.
Further, described signal receiving circuit is by amplifier P1, amplifier P2, audion VT1, audion VT2, resistance R1, resistance R2, resistance R3, adjustable resistance R4, resistance R5, resistance R6, resistance R7, polar capacitor C1, polar capacitor C2, polarity electricity Hold C3, inductance L1, diode D1, diode D2, and diode D3 composition.
During connection, the negative pole of polar capacitor C1 positive pole with amplifier P1 after resistance R1 is connected, and positive pole connects with wireless The output stage receiving device W is connected.One end of resistance R2 is connected with the negative pole of amplifier P1, the other end and the collection of audion VT1 Electrode is connected.The positive pole of polar capacitor C2 is connected with the emitter stage of audion VT1, minus earth.The P pole warp of diode D2 After resistance R3, the colelctor electrode with audion VT1 is connected, and N pole negative pole with polar capacitor C2 after resistance R6 is connected.
Wherein, one end of resistance R5 is connected with the negative pole of polar capacitor C2, and the other end is connected with the positive pole of amplifier P2 Connect.The positive pole of polar capacitor C3 base stage with audion VT1 after inductance L1 is connected, and negative pole is connected with the positive pole of amplifier P2 Connect.The P pole of diode D3 be connected with the negative pole of amplifier P2 after ground connection, N pole after resistance R7 with the outfan of amplifier P2 It is connected.One end of adjustable resistance R4 is connected with the base stage of audion VT2, and the other end is connected with the positive pole of polar capacitor C3 Connect.The P pole of diode D1 is connected with the outfan of amplifier P1, and N pole is connected with the emitter stage of audion VT2.
The outfan of described amplifier P2 also colelctor electrode with audion VT2 is connected;The positive pole of described polar capacitor C3 The also negative pole with amplifier P1 is connected;The anelectrode of described amplifier P1 is connected with the VC pin processing chip U, its negative electricity Pole ground connection, its outfan the most also negative pole with polar capacitor C14 is connected.
Further, described correction of frequency errors circuit is by field effect transistor MOS, audion VT4, resistance R10, resistance R11, resistance R12, resistance R13, adjustable resistance R14, adjustable resistance R15, polar capacitor C polar capacitor C6, polar capacitor C7, pole Property electric capacity C8, polar capacitor C9, diode D5, and diode D6 composition.
During connection, the P pole of diode D6 is connected with the VNEG pin processing chip U, N pole and the source of field effect transistor MOS Pole is connected.The positive pole of polar capacitor C6 is connected with the colelctor electrode of audion VT4, minus earth.The P electrode resistance of diode D5 After R11, the base stage with audion VT4 is connected, N pole ground connection.The positive pole of polar capacitor C7 is connected with the base stage of audion VT4, After negative pole resistance R10, the N pole with diode D5 is connected.
Meanwhile, the drain electrode with field effect transistor MOS after adjustable resistance R15 of the positive pole of polar capacitor C9 is connected, negative pole warp After resistance R13, the N pole with diode D5 is connected.The positive pole of polar capacitor C8 is connected with the adjustable side of adjustable resistance R15, negative P pole with diode D5 after resistance R12, pole is connected.One end of adjustable resistance R14 is connected with the negative pole of polar capacitor C9, The other end is connected with the N pole of diode D5.
The emitter stage of described audion VT4 is connected with the FDBK pin of process chip U and the grid of field effect transistor MOS respectively Connect;The positive pole of described polar capacitor C7 also adjustable side with adjustable resistance R15 is connected;The negative pole of described polar capacitor C9 also with Signal output amplifier is connected.
Yet further, described signal output amplifier by amplifier P3, audion VT5, resistance R16, resistance R17, Resistance R18, resistance R19, resistance R20, resistance R21, polar capacitor C10, polar capacitor C11, polar capacitor C12, diode D8, Diode D9, and diode D10 composition.
During connection, the P pole of diode D9 with process chip U GPOS pin be connected, N pole after resistance R19 with amplification The positive pole of device P3 is connected.The positive pole of polar capacitor C10 N pole with diode D9 after resistance R18 is connected, negative pole and process The VOUT pin of chip U is connected.The P pole of diode D7 is connected with the VOUT pin processing chip U, and N pole is after resistance R16 It is connected with the base stage of audion VT5.The N pole of diode D8 is connected with the outfan of amplifier P3, and P pole is after resistance R17 It is connected with the negative pole of amplifier P3.
Meanwhile, the positive pole of polar capacitor C11 is connected with the outfan of amplifier P3, negative pole and the transmitting of audion VT5 Pole is connected.N pole with diode D9 after resistance R20, the P pole of diode D10 is connected, N pole after resistance R21 with amplification The outfan of device P3 is connected.The positive pole of polar capacitor C12 is connected with the N pole of diode D9, negative pole and the P of diode D10 Pole be connected after ground connection.The minus earth of described amplifier P3;The colelctor electrode of described audion VT5 and the negative pole of polar capacitor C9 It is connected;The emitter stage of described audion VT5 is as the outfan of signal output amplifier.
As in figure 2 it is shown, described anti-frequency mixes filtered electrical routing amplifier P4, audion VT6, resistance R22, resistance R23, resistance R24, resistance R25, resistance R26, adjustable resistance R27, resistance R28, resistance R29, polar capacitor C13, polar capacitor C14, polarity Electric capacity C15, polar capacitor C16, polar capacitor C17, inductance L4, diode D11, diode D12, and diode D13 form.
During connection, the positive pole of polar capacitor C14 positive pole with amplifier P4 after inductance L4 is connected, and negative pole connects with signal Receipts circuit is connected.The P pole of diode D12 positive pole with polar capacitor C14 after resistance R25 is connected, and N pole is through resistance R28 Colelctor electrode with audion VT6 is connected afterwards.The positive pole of polar capacitor C15 is connected with the positive pole of amplifier P4, negative pole and three The emitter stage of pole pipe VT6 is connected.
Wherein, the positive pole of polar capacitor C16 is connected with the colelctor electrode of audion VT6, negative pole after resistance R26 with amplification The positive pole of device P4 is connected.The P pole of diode D11 is connected with the positive pole of amplifier P4, N pole after resistance R23 with amplifier The outfan of P4 is connected.The positive pole of polar capacitor C13 P pole with diode D11 after resistance R22 is connected, and negative pole is through electricity It is connected with the outfan of amplifier P4 after resistance R24.
Meanwhile, the P pole of diode D13 negative pole with amplifier P4 after adjustable resistance R27 is connected, N pole and amplifier The outfan of P4 is connected.The negative pole of polar capacitor C17 be connected with the negative pole of amplifier P4 after ground connection, positive pole is through resistance R29 Outfan with amplifier P4 is connected afterwards.
The base stage of described audion VT6 is connected with the P pole of diode D12, its grounded collector;Described polar capacitor The minus earth of C13;The outfan of described amplifier P4 is also connected with the IN pin processing chip U.
As it is shown on figure 3, described electromagnetic interference suppression circuit is by amplifier P5, audion VT7, adjustable resistance R30, resistance R31, resistance R32, resistance R33, resistance R34, resistance R35, adjustable resistance R36, polar capacitor C18, polar capacitor C19, polarity Electric capacity C20, polar capacitor C21, diode D14, diode D15, diode D16, and inductance L5 form.
During connection, the N pole of diode D14 positive pole with amplifier P5 after resistance R32 is connected, P pole and audion VT3 Base stage be connected.The negative pole of polar capacitor C18 is connected with the positive pole of amplifier P5, positive pole after adjustable resistance R30 with three The base stage of pole pipe VT3 is connected.One end of resistance R33 is connected with the N pole of diode D14, other end ground connection.Polar capacitor The negative pole of C19 is connected with the emitter stage of audion VT7, and positive pole positive pole with amplifier P5 after inductance L5 is connected.
Wherein, the N pole of diode D15 is connected with the positive pole of amplifier P5, P pole after resistance R31 with audion VT7's Base stage is connected.The N pole of diode D16 outfan with amplifier P5 after resistance R35 is connected, and P pole is with amplifier P5's Negative pole is connected.One end of adjustable resistance R36 is connected with the negative pole of amplifier P5, the outfan phase of the other end and amplifier P5 Connect.
Meanwhile, the positive pole of polar capacitor C21 colelctor electrode with audion VT7 after resistance R34 is connected, minus earth. The positive pole of polar capacitor C20 is connected with the outfan of amplifier P5, and negative pole is connected with the colelctor electrode of audion VT7.Described The minus earth of amplifier P5;The negative pole of described polar capacitor C20 is also connected with the COM pin processing chip U.
During operation, the polar capacitor C1 in the signal receiving circuit of the present invention as filter capacitor by wireless receiver W institute Low frequency signal in the signal of telecommunication of transmission eliminates or suppresses, and the amplifier P1 of this signal receiving circuit and amplifier P2 shape Having become second order impedor, the interference electric wave signal in the signal of telecommunication is eliminated by this second order impedor, makes the electric wave frequency of the signal of telecommunication Rate is more stable;Wherein, many cultivations of the digital signal that the correction of frequency errors circuit of the present invention generates after then processing chip U conversion Wave phase or frequency error are corrected, and make digital signal more steady.Meanwhile, the signal output amplifier of the present invention is to frequency Low current signal or charge signal in the digital signal of error correction circuit transmission are amplified, and make the level frequent of signal More stable, thus improve the present invention effect to signal processing.Described signal output amplifier is then by processing and amplifying After digital data transmission to main controller, main controller then according to wireless signal processing system transmission digital information process after Obtain the technological parameter of carbon roasting furnace, and then ensure that real-time storage and the history number of the technological parameter of calcining carbon furnace chamber number According to being inquired about.
Wherein, the present invention, in order to enable the strong electromagnetic electric wave in the signal of telecommunication is eliminated or suppressed, makes in the signal of telecommunication Current waveform held stationary, the null offset in the signal of telecommunication can be effectively reduced, therefore in base stage and the process of audion VT3 It is provided with electromagnetic interference suppression circuit between the COM pin of chip U.The diode D14 of this electromagnetic interference suppression circuit, polarity electricity Holding C18, resistance R32 and adjustable resistance R30 defines high resistance circuit, this high resistance circuit can be effectively by the strong electromagnetic in the signal of telecommunication Interference electric wave eliminates or suppresses;The regulation that amplifier P5, polar capacitor C5, inductance L5 and adjustable resistance R36 are formed simultaneously Device, the pulsation of signal level can be adjusted, can effectively reduce the null offset in the signal of telecommunication, make the signal of telecommunication by this actuator Ordinary telegram keep consistent, even if the signal of telecommunication is more stable, this electromagnetic interference suppression circuit can effectively make the signal of telecommunication keep stable State, thus improve the effect to signal processing of the present invention.
Meanwhile, the present invention, in order to the unnecessary radio-frequency component in the signal of telecommunication is eliminated or suppressed, makes the signal of telecommunication more Add steadily, just between signal receiving circuit and the IN pin processing chip U, be provided with anti-frequency and mix filter circuit.The mixed filter of this anti-frequency Audion VT6, polar capacitor C15, diode D12 and resistance R28 in wave circuit form amplifier, and this amplifier is then to reception The signal of telecommunication be amplified process.This anti-frequency mixes the electric capacity C14 in filter circuit and inductance L4 and then constitutes a low-pass filtering Device, this wave filter can with filtering electric signal High-frequency Interference.This amplifier P4 and electric capacity C13 then forms another low-pass filtering Device, this low pass filter is possible to prevent previous low pass filter to filter High-frequency Interference thorough not and make the signal of telecommunication be subject to height Frequency interference.This polar capacitor C17, diode D13, adjustable resistance R27 and resistance R29 then constitute shaping circuit, this shaping electricity Sine wave can be converted into square wave by road, and amplitude is controlled within stability range, it is to avoid distortion occurs in signal, it is ensured that place Reason chip U can receive the more stable signal of telecommunication, thus improves the present invention effect to signal processing.
According to above-described embodiment, can well realize the present invention.

Claims (7)

1. roaster infrared identification device many regulation of electrical circuits formula signal processing system, it is characterised in that main by processing Chip U, audion VT3, wireless receiver W, negative pole is connected with the GNEG pin processing chip U, positive pole and audion VT3 The polar capacitor C5 that colelctor electrode is connected, positive pole colelctor electrode with audion VT3 after inductance L2 is connected, negative pole and audion The emitter stage of VT3 be connected after polar capacitor C4, the N pole of ground connection emitter stage with audion VT3 after resistance R8 be connected, P Pole after resistance R9 with the diode D4 that is connected of FDBK pin processing chip U, be serially connected in the VC pin processing chip U with Inductance L3 between GPOS pin, is serially connected in the electromagnetic interference between the base stage of audion VT3 and the COM pin processing chip U Suppression circuit, the signal receiving circuit being connected with wireless receiver W, it is serially connected in signal receiving circuit and the IN processing chip U Anti-frequency between pin mixes filter circuit, the frequency error being connected with the VNEG pin processing chip U and FDBK pin respectively Correcting circuit, and respectively with process the VOUT pin of chip U and GPOS pin and correction of frequency errors circuit is connected Signal output amplifier forms;Described signal receiving circuit is also connected with the VC pin processing chip U;Described process chip The GND pin ground connection of U.
A kind of roaster infrared identification device many regulation of electrical circuits formula signal processing system the most according to claim 1, its Be characterised by, described electromagnetic interference suppression circuit by amplifier P5, audion VT7, N pole after resistance R32 with amplifier P5's The diode D14 that positive pole is connected, P pole is connected with the base stage of audion VT3, negative pole is connected with the positive pole of amplifier P5, The polar capacitor C18 that positive pole base stage with audion VT3 after adjustable resistance R30 is connected, the N pole of one end and diode D14 Be connected, the resistance R33 of other end ground connection, negative pole is connected with the emitter stage of audion VT7, positive pole after inductance L5 with amplification Polar capacitor C19, the N pole that the positive pole of device P5 is connected is connected with the positive pole of amplifier P5, P pole after resistance R31 with three poles Diode D15, the N pole that the base stage of pipe VT7 is connected outfan with amplifier P5 after resistance R35 is connected, P pole and amplification The diode D16 that the negative pole of device P5 is connected, one end is connected with the negative pole of amplifier P5, the output of the other end and amplifier P5 The adjustable resistance R36 that is connected of end, positive pole colelctor electrode with audion VT7 after resistance R34 is connected, the polarity of minus earth Electric capacity C21, and the polarity that positive pole is connected with the outfan of amplifier P5, negative pole is connected with the colelctor electrode of audion VT7 Electric capacity C20 forms;The minus earth of described amplifier P5;The negative pole of described polar capacitor C20 is also managed with the COM processing chip U Foot is connected.
A kind of roaster infrared identification device many regulation of electrical circuits formula signal processing system the most according to claim 2, its Being characterised by, described anti-frequency mixes filtered electrical routing amplifier P4, audion VT6, positive pole after inductance L4 with amplifier P4 just Polar capacitor C14, the P pole that pole is connected, negative pole is connected with signal receiving circuit after resistance R25 with polar capacitor C14's The diode D12 that positive pole is connected, N pole colelctor electrode with audion VT6 after resistance R28 is connected, positive pole and amplifier P4 The polar capacitor C15 that positive pole is connected, negative pole is connected with the emitter stage of audion VT6, the current collection of positive pole and audion VT6 Polar capacitor C16, the P pole that pole is connected, negative pole positive pole with amplifier P4 after resistance R26 is connected is with amplifier P4 just The diode D11 that pole is connected, N pole outfan with amplifier P4 after resistance R23 is connected, positive pole after resistance R22 with Polar capacitor C13, the P pole that the P pole of diode D11 is connected, negative pole outfan with amplifier P4 after resistance R24 is connected The diode D13 that negative pole with amplifier P4 is connected after adjustable resistance R27, N pole is connected with the outfan of amplifier P4, And negative pole be connected with the negative pole of amplifier P4 after ground connection, positive pole outfan with amplifier P4 after resistance R29 be connected Polar capacitor C17 composition;The base stage of described audion VT6 is connected with the P pole of diode D12, its grounded collector;Described The minus earth of polar capacitor C13;The outfan of described amplifier P4 is also connected with the IN pin processing chip U.
A kind of roaster infrared identification device many regulation of electrical circuits formula signal processing system the most according to claim 3, its Being characterised by, described signal receiving circuit is by amplifier P1, amplifier P2, audion VT1, audion VT2, and negative pole is through resistance R1 The polar capacitor C1 that positive pole with amplifier P1 is connected afterwards, positive pole is connected with the output stage of wireless receiver W, one end with put The resistance R2 that negative pole is connected, the other end is connected with the colelctor electrode of audion VT1 of big device P1, positive pole is with audion VT1's Emitter stage is connected, polar capacitor C2, the P pole of minus earth colelctor electrode with audion VT1 after resistance R3 is connected, N pole The diode D2 that negative pole with polar capacitor C2 is connected after resistance R6, one end is connected with the negative pole of polar capacitor C2, separately The resistance R5 that one end is connected with the positive pole of amplifier P2, positive pole base stage with audion VT1 after inductance L1 is connected, negative pole Polar capacitor C3, the P pole being connected with the positive pole of amplifier P2 be connected with the negative pole of amplifier P2 after ground connection, N pole through resistance The diode D3 that after R7, outfan with amplifier P2 is connected, one end is connected with the base stage of audion VT2, the other end and pole The adjustable resistance R4 that the positive pole of property electric capacity C3 is connected, and P pole is connected with the outfan of amplifier P1, N pole and audion The diode D1 composition that the emitter stage of VT2 is connected;The outfan of described amplifier P2 also colelctor electrode with audion VT2 is connected Connect;The positive pole of described polar capacitor C3 also negative pole with amplifier P1 is connected;The anelectrode of described amplifier P1 and process core The VC pin of sheet U is connected, its negative electrode ground connection, its outfan the most also negative pole with polar capacitor C14 are connected.
A kind of roaster infrared identification device many regulation of electrical circuits formula signal processing system the most according to claim 4, its Being characterised by, described correction of frequency errors circuit is by field effect transistor MOS, audion VT4, P pole and the VNEG pin processing chip U Be connected, diode D6 that N pole is connected with the source electrode of field effect transistor MOS, positive pole is connected with the colelctor electrode of audion VT4, Be connected with the base stage of audion VT4 after polar capacitor C6, P electrode resistance R11 of minus earth, the diode D5 of N pole ground connection, just The polar capacitor C7 that pole is connected with the base stage of audion VT4, be connected with the N pole of diode D5 after negative pole resistance R10, positive pole After adjustable resistance R15, the drain electrode with field effect transistor MOS is connected, negative pole N pole with diode D5 after resistance R13 is connected Polar capacitor C9, positive pole is connected with the adjustable side of adjustable resistance R15, negative pole after resistance R12 with the P pole phase of diode D5 The polar capacitor C8 connected, and one end is connected with the negative pole of polar capacitor C9, the other end is connected with the N pole of diode D5 Adjustable resistance R14 composition;The emitter stage of described audion VT4 respectively with process the FDBK pin of chip U and field effect transistor MOS Grid be connected;The positive pole of described polar capacitor C7 also adjustable side with adjustable resistance R15 is connected;Described polar capacitor C9 Negative pole be also connected with signal output amplifier.
A kind of roaster infrared identification device many regulation of electrical circuits formula signal processing system the most according to claim 5, its Being characterised by, described signal output amplifier is by amplifier P3, audion VT5, P pole and the GPOS pin phase processing chip U Connect, diode D9 that N pole positive pole with amplifier P3 after resistance R19 is connected, positive pole after resistance R18 with diode D9 Polar capacitor C10, the P pole that N pole is connected, negative pole is connected with the VOUT pin of process chip U with process chip U VOUT Diode D7, the N pole that pin is connected, N pole base stage with audion VT5 after resistance R16 is connected is defeated with amplifier P3's Going out the diode D8 that end is connected, P pole negative pole with amplifier P3 after resistance R17 is connected, positive pole is defeated with amplifier P3's Go out end be connected, polar capacitor C11, P pole that negative pole is connected with the emitter stage of audion VT5 after resistance R20 with diode The diode D10 that the N pole of D9 is connected, N pole outfan with amplifier P3 after resistance R21 is connected, and positive pole and two The polar capacitor C12 composition of ground connection after the N pole of pole pipe D9 is connected, negative pole is connected with the P pole of diode D10;Described amplification The minus earth of device P3;The colelctor electrode of described audion VT5 is connected with the negative pole of polar capacitor C9;Described audion VT5's Emitter stage is as the outfan of signal output amplifier.
A kind of roaster infrared identification device many regulation of electrical circuits formula signal processing system the most according to claim 6, its Being characterised by, described process chip U is the integrated chip of AD603A.
CN201610749862.3A 2016-08-29 2016-08-29 A kind of roaster infrared identification device many regulation of electrical circuits formula signal processing system Withdrawn CN106301594A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201610749862.3A CN106301594A (en) 2016-08-29 2016-08-29 A kind of roaster infrared identification device many regulation of electrical circuits formula signal processing system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201610749862.3A CN106301594A (en) 2016-08-29 2016-08-29 A kind of roaster infrared identification device many regulation of electrical circuits formula signal processing system

Publications (1)

Publication Number Publication Date
CN106301594A true CN106301594A (en) 2017-01-04

Family

ID=57677602

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201610749862.3A Withdrawn CN106301594A (en) 2016-08-29 2016-08-29 A kind of roaster infrared identification device many regulation of electrical circuits formula signal processing system

Country Status (1)

Country Link
CN (1) CN106301594A (en)

Similar Documents

Publication Publication Date Title
CN104597352A (en) Power quality monitoring system
CN105807818A (en) Signal mixed processing type greenhouse temperature monitoring system based on Internet of Things technology
CN106253868A (en) Blowdown net monitoring device differential amplification type signal processing systems based on big data
CN106301594A (en) A kind of roaster infrared identification device many regulation of electrical circuits formula signal processing system
CN106357344A (en) Signal anti-jamming processing system of infrared light recognition device for roaster chamber No.
CN106385285A (en) High frequency suppression type signal processing system for carbon roasting furnace infrared recognition device
CN106254056A (en) Correction of frequency errors type wireless signal processing system based on Internet of Things
CN106330339A (en) Signal comprehensive regulation type processing system for roasting furnace infrared recognition device
CN106325158A (en) Signal processing system for carbon roaster chamber number infrared identification device
CN205754253U (en) A kind of mixing tuner-type signal processing system based on signal frequency correcting circuit
CN106441089A (en) Current waveform adjustable signal processing system for roasting furnace infrared light recognition device
CN106301374A (en) Blowdown net monitoring device anti-interference type signal processing systems based on big data
CN106301414A (en) Sampling maintenance wireless signal processing system based on Internet of Things
CN106200486A (en) Wireless signal processing system based on Internet of things
CN106354108A (en) Multi-circuit processing monitoring system for hydraulic turbine temperature signals based on network technologies
CN105974959A (en) Electronic temperature controller signal processing system based on low pass filter circuit
CN105974956A (en) Signal processing system for electronic temperature controller based on data signal output circuit
CN105974957A (en) Signal processing system for electronic temperature controller based on frontend signal amplifying circuit
CN106297153A (en) A kind of flue-gas temperature alarm device many circuit adjustment type signal processing system
CN106253857A (en) Blowdown net monitoring device Bandwidth adjustment type signal processing systems based on big data
CN106026958A (en) Frequency-gain type signal processing system based on differential amplifying circuit
CN106094956A (en) The many processing circuitry of wireless signal based on Internet of Things
CN205792474U (en) A kind of frequency gain formula signal processing system based on differential amplifier circuit
CN106288838A (en) A kind of calcining kiln flue temperature monitoring device sampling maintenance signal processing system
CN106210984A (en) A kind of audio signal processing based on signal level regulation circuit

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
WW01 Invention patent application withdrawn after publication

Application publication date: 20170104

WW01 Invention patent application withdrawn after publication