CN105830348A - 使用延迟锁相环的本地振荡器信号生成 - Google Patents

使用延迟锁相环的本地振荡器信号生成 Download PDF

Info

Publication number
CN105830348A
CN105830348A CN201480069318.3A CN201480069318A CN105830348A CN 105830348 A CN105830348 A CN 105830348A CN 201480069318 A CN201480069318 A CN 201480069318A CN 105830348 A CN105830348 A CN 105830348A
Authority
CN
China
Prior art keywords
signal
local oscillator
frequency
phases
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201480069318.3A
Other languages
English (en)
Chinese (zh)
Inventor
E·特洛弗茨
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Qualcomm Inc
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Priority to CN201810964900.6A priority Critical patent/CN109150163A/zh
Publication of CN105830348A publication Critical patent/CN105830348A/zh
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
    • H03K23/64—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two
    • H03K23/68—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two with a base which is a non-integer
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
    • H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Manipulation Of Pulses (AREA)
CN201480069318.3A 2013-12-20 2014-12-12 使用延迟锁相环的本地振荡器信号生成 Pending CN105830348A (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201810964900.6A CN109150163A (zh) 2013-12-20 2014-12-12 使用延迟锁相环的本地振荡器信号生成

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US14/137,504 2013-12-20
US14/137,504 US8723568B1 (en) 2013-12-20 2013-12-20 Local oscillator signal generation using delay locked loops
PCT/US2014/070115 WO2015094982A1 (en) 2013-12-20 2014-12-12 Local oscillator signal generation using delay locked loops

Related Child Applications (1)

Application Number Title Priority Date Filing Date
CN201810964900.6A Division CN109150163A (zh) 2013-12-20 2014-12-12 使用延迟锁相环的本地振荡器信号生成

Publications (1)

Publication Number Publication Date
CN105830348A true CN105830348A (zh) 2016-08-03

Family

ID=50635624

Family Applications (2)

Application Number Title Priority Date Filing Date
CN201810964900.6A Pending CN109150163A (zh) 2013-12-20 2014-12-12 使用延迟锁相环的本地振荡器信号生成
CN201480069318.3A Pending CN105830348A (zh) 2013-12-20 2014-12-12 使用延迟锁相环的本地振荡器信号生成

Family Applications Before (1)

Application Number Title Priority Date Filing Date
CN201810964900.6A Pending CN109150163A (zh) 2013-12-20 2014-12-12 使用延迟锁相环的本地振荡器信号生成

Country Status (7)

Country Link
US (1) US8723568B1 (enExample)
EP (1) EP3084966A1 (enExample)
JP (1) JP2017508319A (enExample)
KR (1) KR20160101974A (enExample)
CN (2) CN109150163A (enExample)
BR (1) BR112016014363A2 (enExample)
WO (1) WO2015094982A1 (enExample)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109444824A (zh) * 2017-09-05 2019-03-08 美国亚德诺半导体公司 多通道射频应用中的相位或延迟控制
CN111919387A (zh) * 2018-01-26 2020-11-10 康杜实验室公司 具有用于相位检测和相位插值的加权输出段的动态加权异或门
CN116405025A (zh) * 2023-03-30 2023-07-07 上海物骐微电子有限公司 本振信号产生电路、产生方法及无线通信系统

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9548774B2 (en) * 2015-02-19 2017-01-17 Qualcomm Incorporated Signal generator with image rejection
US9985618B2 (en) 2015-12-23 2018-05-29 Qualcomm Incorporated Digital duty cycle correction for frequency multiplier
US10027280B1 (en) 2017-07-18 2018-07-17 Novatek Microelectronics Corp. Inductor-less local oscillator generation apparatus
US10678296B2 (en) * 2018-08-03 2020-06-09 Futurewei Technologies, Inc. Multi-phase signal generation
DE102019131677B4 (de) * 2019-11-22 2021-07-22 Infineon Technologies Ag Phasenmessung in einem radar-system
US10965292B1 (en) 2020-06-08 2021-03-30 Winbond Electronics Corp. Delay-locked loop device and operation method therefor
US11683042B1 (en) * 2022-04-20 2023-06-20 Raytheon Company Low noise infinite radio frequency delay-locked loop

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020196887A1 (en) * 2001-06-26 2002-12-26 Heikkila Juha M. Circuit and method for correcting clock duty cycle
CN101911494A (zh) * 2008-01-04 2010-12-08 高通股份有限公司 具有自校正相位-数字传递函数的锁相环

Family Cites Families (36)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6137325A (en) * 1998-06-22 2000-10-24 Micron Technology, Inc. Device and methods in a delay locked loop for generating quadrature and other off-phase clocks with improved resolution
US7548726B1 (en) * 1999-10-21 2009-06-16 Broadcom Corporation Adaptive radio transceiver with a bandpass filter
JP2001237680A (ja) * 2000-02-23 2001-08-31 Fujitsu Ltd 遅延時間調整回路と遅延時間調整方法
US6456164B1 (en) * 2001-03-05 2002-09-24 Koninklijke Philips Electronics N.V. Sigma delta fractional-N frequency divider with improved noise and spur performance
US7167686B2 (en) * 2002-01-25 2007-01-23 Qualcomm Incorporated Wireless communications transceiver: transmitter using a harmonic rejection mixer and an RF output offset phase-locked loop in a two-step up-conversion architecture and receiver using direct conversion architecture
US7356111B1 (en) 2003-01-14 2008-04-08 Advanced Micro Devices, Inc. Apparatus and method for fractional frequency division using multi-phase output VCO
US6919744B2 (en) 2003-08-20 2005-07-19 Agere Systems Inc. Spectrum profile control for a PLL and the like
US7005929B2 (en) * 2003-12-02 2006-02-28 Intel Corporation Loop filter with active capacitor and method for generating a reference
EP1545006A1 (en) * 2003-12-19 2005-06-22 Interuniversitair Microelektronica Centrum vzw ( IMEC) Local oscillator for harmonic image-rejection mixers
US7123106B2 (en) * 2004-12-30 2006-10-17 Atheros Communications, Inc. Frequency offset correction techniques for crystals used in communication systems
US7936229B2 (en) * 2005-08-11 2011-05-03 Texas Instruments Incorporated Local oscillator incorporating phase command exception handling utilizing a quadrature switch
JP4298688B2 (ja) * 2005-09-15 2009-07-22 富士通マイクロエレクトロニクス株式会社 クロック発生回路及びクロック発生方法
US7826816B2 (en) * 2006-07-11 2010-11-02 Qualcomm Incorporated Systems, methods, and apparatus for frequency conversion
CN101207399B (zh) * 2006-12-06 2014-06-04 美国博通公司 在发射器中控制电路的方法和系统
JP4850786B2 (ja) * 2007-06-15 2012-01-11 ルネサスエレクトロニクス株式会社 送受信機
KR100902050B1 (ko) * 2007-06-26 2009-06-15 주식회사 하이닉스반도체 전원 제어 장치 및 이를 포함하는 ｄｌｌ 회로
US8059777B2 (en) 2007-11-16 2011-11-15 Motorola Solutions, Inc. Method and apparatus for generating phase shifted local oscillator signals for a feedback loop on a transmitter
US8044734B2 (en) * 2008-08-01 2011-10-25 Qualcomm Incorporated Method and apparatus for mitigating VCO pulling
US8121573B2 (en) * 2008-08-12 2012-02-21 Broadcom Corporation Method and system for coexistence in a multiband, multistandard communication system utilizing a plurality of phase locked loops
KR101012678B1 (ko) 2009-02-04 2011-02-09 연세대학교 산학협력단 지연 동기 루프 및 이를 포함하는 전자 장치
US8521112B2 (en) * 2009-07-04 2013-08-27 Nec Corporation Quadrature mixer
EP2288031A1 (en) * 2009-07-28 2011-02-23 Nxp B.V. A frequency divider
US8493107B2 (en) * 2010-07-27 2013-07-23 Mediatek Inc. Clock generator for generating output clock having non-harmonic relationship with input clock and related clock generating method thereof
WO2012014307A1 (ja) * 2010-07-29 2012-02-02 富士通株式会社 信号生成回路及びそれを有する無線送受信装置
KR20120046885A (ko) * 2010-10-29 2012-05-11 에스케이하이닉스 주식회사 반도체 집적회로
JP5711949B2 (ja) * 2010-12-03 2015-05-07 ローム株式会社 シリアルデータの受信回路、受信方法およびそれらを用いたシリアルデータの伝送システム、伝送方法
US8487678B2 (en) 2011-01-18 2013-07-16 Qualcomm Incorporated Half cycle delay locked loop
US8368445B2 (en) * 2011-07-01 2013-02-05 Faraday Technology Corp. Delay-locked loop
US8803568B2 (en) * 2011-11-28 2014-08-12 Qualcomm Incorporated Dividing a frequency by 1.5 to produce a quadrature signal
US20130271193A1 (en) * 2012-04-13 2013-10-17 Intersil Americas LLC Circuits and methods to guarantee lock in delay locked loops and avoid harmonic locking
TWI513195B (zh) * 2012-04-24 2015-12-11 Mstar Semiconductor Inc 震盪信號提供器、同相與正交震盪信號提供器以及相關之信號處理方法
US8643444B2 (en) * 2012-06-04 2014-02-04 Broadcom Corporation Common reference crystal systems
US8536915B1 (en) * 2012-07-02 2013-09-17 Qualcomm Incorporated Low-noise and low-reference spur frequency multiplying delay lock-loop
US8891725B2 (en) * 2012-07-02 2014-11-18 Qualcomm Incorporated Frequency divider with improved linearity for a fractional-N synthesizer using a multi-modulus prescaler
US8803575B2 (en) * 2012-07-02 2014-08-12 Qualcomm Incorporated Charge pump circuit
KR102016532B1 (ko) * 2012-07-16 2019-09-02 에스케이하이닉스 주식회사 반도체 장치 및 그의 구동방법

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020196887A1 (en) * 2001-06-26 2002-12-26 Heikkila Juha M. Circuit and method for correcting clock duty cycle
CN101911494A (zh) * 2008-01-04 2010-12-08 高通股份有限公司 具有自校正相位-数字传递函数的锁相环

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
《2012 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE》 *

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109444824A (zh) * 2017-09-05 2019-03-08 美国亚德诺半导体公司 多通道射频应用中的相位或延迟控制
CN109444824B (zh) * 2017-09-05 2023-05-05 美国亚德诺半导体公司 多通道射频应用中的相位或延迟控制
CN111919387A (zh) * 2018-01-26 2020-11-10 康杜实验室公司 具有用于相位检测和相位插值的加权输出段的动态加权异或门
CN111919387B (zh) * 2018-01-26 2023-10-03 康杜实验室公司 具有用于相位检测和相位插值的加权输出段的动态加权异或门
CN116405025A (zh) * 2023-03-30 2023-07-07 上海物骐微电子有限公司 本振信号产生电路、产生方法及无线通信系统
CN116405025B (zh) * 2023-03-30 2024-03-29 上海物骐微电子有限公司 本振信号产生电路、产生方法及无线通信系统

Also Published As

Publication number Publication date
WO2015094982A1 (en) 2015-06-25
BR112016014363A2 (pt) 2017-08-08
JP2017508319A (ja) 2017-03-23
CN109150163A (zh) 2019-01-04
KR20160101974A (ko) 2016-08-26
US8723568B1 (en) 2014-05-13
EP3084966A1 (en) 2016-10-26

Similar Documents

Publication Publication Date Title
CN105830348A (zh) 使用延迟锁相环的本地振荡器信号生成
Ye et al. A multiple-crystal interface PLL with VCO realignment to reduce phase noise
US11012081B2 (en) Apparatus and methods for digital phase locked loop with analog proportional control function
KR101575199B1 (ko) 분주 회로, 주파수 합성기 및 응용 회로
US8890590B1 (en) Wideband frequency synthesizer and frequency synthesizing method thereof
US7994828B2 (en) Frequency divider, frequency dividing method thereof, and phase locked loop utilizing the frequency divider
EP2797234B1 (en) Local oscillator signal generator with automatic quadrature phase imbalance compensation
US8988119B2 (en) System, a method and a computer program product for electronic sub-integer frequency division
US20090137211A1 (en) Method and apparatus for reconfigurable frequency generation
US7782104B2 (en) Delay element array for time-to-digital converters
US20030179842A1 (en) Digital pattern sequence generator
EP4383568A1 (en) Digital phase-locked loop and related merged duty cycle calibration scheme for frequency synthesizers
US9088285B2 (en) Dynamic divider having interlocking circuit
US7372340B2 (en) Precision frequency and phase synthesis with fewer voltage-controlled oscillator stages
CN107659307B (zh) 一种用于频率综合器的电流源交替互换的电荷泵电路
JP7482745B2 (ja) オシレータ回路
Cheng et al. A 2GHz fully differential DLL-based frequency multiplier for high speed serial link circuit
Albittar et al. A frequency multiplier for reference frequency in frequency synthesizer systems
Pu et al. A novel fractional-N PLL based on a simple reference multiplier
Bourdi et al. CMOS Single Chip Fast Frequency Hopping Synthesizers For Wireless Multi-Gigahertz Applications: Design Methodology, Analysis, and Implementation
Thirunarayanan et al. An injection-locking based programmable fractional frequency divider with 0.2 division step for quantization noise reduction
Chen et al. A DLL-based variable-phase clock buffer
Wiliński et al. Fractional Spurious Tones Analysis of the Space-Time Averaging PLL
Grout et al. Preservation of Phase Resolution with Wideband Integer-N Based Phase Modulators
Karutharaja et al. Synchronization of on-chip serial interconnect transceivers using delay locked loop (DLL)

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
AD01 Patent right deemed abandoned

Effective date of abandoning: 20190903

AD01 Patent right deemed abandoned