CN105612507A - I2c从动设备与相机控制接口扩展设备在共享控制数据总线上的共存 - Google Patents

I2c从动设备与相机控制接口扩展设备在共享控制数据总线上的共存 Download PDF

Info

Publication number
CN105612507A
CN105612507A CN201480055818.1A CN201480055818A CN105612507A CN 105612507 A CN105612507 A CN 105612507A CN 201480055818 A CN201480055818 A CN 201480055818A CN 105612507 A CN105612507 A CN 105612507A
Authority
CN
China
Prior art keywords
shared bus
bus
line
protocol mode
slave
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201480055818.1A
Other languages
English (en)
Chinese (zh)
Inventor
S·森戈库
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Qualcomm Inc
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Publication of CN105612507A publication Critical patent/CN105612507A/zh
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
    • G06F13/4291—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus using a clocked protocol
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/362—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
    • G06F13/364—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control using independent requests or grants, e.g. using separated request and grant lines
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Information Transfer Systems (AREA)
  • Small-Scale Networks (AREA)
  • Bus Control (AREA)
CN201480055818.1A 2013-10-08 2014-10-08 I2c从动设备与相机控制接口扩展设备在共享控制数据总线上的共存 Pending CN105612507A (zh)

Applications Claiming Priority (7)

Application Number Priority Date Filing Date Title
US201361888475P 2013-10-08 2013-10-08
US61/888,475 2013-10-08
US201461927102P 2014-01-14 2014-01-14
US61/927,102 2014-01-14
US201461974910P 2014-04-03 2014-04-03
US61/974,910 2014-04-03
PCT/US2014/059776 WO2015054433A1 (en) 2013-10-08 2014-10-08 Coexistence of i2c slave devices and camera control interface extension devices on a shared control data bus

Publications (1)

Publication Number Publication Date
CN105612507A true CN105612507A (zh) 2016-05-25

Family

ID=51790888

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201480055818.1A Pending CN105612507A (zh) 2013-10-08 2014-10-08 I2c从动设备与相机控制接口扩展设备在共享控制数据总线上的共存

Country Status (6)

Country Link
US (1) US20150100713A1 (enExample)
EP (1) EP3055779B1 (enExample)
JP (1) JP2016538624A (enExample)
KR (1) KR20160066032A (enExample)
CN (1) CN105612507A (enExample)
WO (1) WO2015054433A1 (enExample)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107678993A (zh) * 2016-08-02 2018-02-09 纬创资通股份有限公司 电脑系统及总线仲裁方法
CN110799956A (zh) * 2017-06-27 2020-02-14 高通股份有限公司 具有多个主数据通道的高带宽soundwire主控设备
CN112639753A (zh) * 2018-08-30 2021-04-09 高通股份有限公司 聚合带内中断
CN113302891A (zh) * 2018-11-14 2021-08-24 索诺瓦公司 用共存窗口操作一个以上无线通信协议

Families Citing this family (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9921981B2 (en) * 2013-08-24 2018-03-20 Qualcomm Incorporated Method to minimize the number of IRQ lines from peripherals to one wire
US10353837B2 (en) 2013-09-09 2019-07-16 Qualcomm Incorporated Method and apparatus to enable multiple masters to operate in a single master bus architecture
US9519603B2 (en) 2013-09-09 2016-12-13 Qualcomm Incorporated Method and apparatus to enable multiple masters to operate in a single master bus architecture
US9996488B2 (en) 2013-09-09 2018-06-12 Qualcomm Incorporated I3C high data rate (HDR) always-on image sensor 8-bit operation indicator and buffer over threshold indicator
US9690725B2 (en) 2014-01-14 2017-06-27 Qualcomm Incorporated Camera control interface extension with in-band interrupt
JP6411480B2 (ja) 2013-10-09 2018-10-24 クアルコム，インコーポレイテッド ＣＣＩｅプロトコルを介したエラー検出能力
US9684624B2 (en) 2014-01-14 2017-06-20 Qualcomm Incorporated Receive clock calibration for a serial bus
US9734121B2 (en) * 2014-04-28 2017-08-15 Qualcomm Incorporated Sensors global bus
US10417172B2 (en) 2014-04-28 2019-09-17 Qualcomm Incorporated Sensors global bus
US10067895B2 (en) * 2015-06-03 2018-09-04 Lexmark International, Inc. Systems and methods for asynchronous toggling of I2C data line
US9727506B2 (en) 2015-10-01 2017-08-08 Sony Corporation Communication system, communication system control method, and program
KR102500821B1 (ko) * 2015-12-29 2023-02-17 삼성전자주식회사 복수의 회로들 및 복수의 회로들을 연결하는 버스를 포함하는 반도체 장치 및 반도체 장치의 동작 방법
US20170222686A1 (en) 2016-02-01 2017-08-03 Qualcomm Incorporated Scalable, high-efficiency, high-speed serialized interconnect
US10423567B2 (en) 2016-02-01 2019-09-24 Qualcomm Incorporated Unidirectional clock signaling in a high-speed serial link
US10159053B2 (en) 2016-02-02 2018-12-18 Qualcomm Incorporated Low-latency low-uncertainty timer synchronization mechanism across multiple devices
US10031882B2 (en) * 2016-03-31 2018-07-24 Intel Corporation Sensor bus communication system
US9881664B1 (en) * 2017-01-12 2018-01-30 Cadence Design Systems, Inc. Per-group delay line architecture to de-skew input/output timing between a high bandwidth memory (HBM) physical (PHY) interface and the HBM device
US10614009B2 (en) * 2018-03-16 2020-04-07 Qualcomm Incorporated Asynchronous interrupt with synchronous polling and inhibit options on an RFFE bus
US10496562B1 (en) 2018-08-13 2019-12-03 Qualcomm Incorporated Low latency virtual general purpose input/output over I3C
US20200065274A1 (en) * 2018-08-23 2020-02-27 Qualcomm Incorporated Always-on ibi handling
US10725949B2 (en) * 2018-08-28 2020-07-28 Qualcomm Incorporated Slave-to-slave direct communication
WO2021010969A1 (en) 2019-07-15 2021-01-21 Hewlett-Packard Development Company L.P. Communication bus with isolation circuit
CN110531899B (zh) * 2019-09-26 2024-03-05 京东方科技集团股份有限公司 用于笔记本电脑的驱动系统
US11662846B2 (en) 2019-09-26 2023-05-30 Chongqing Boe Optoelectronics Technology Co., Ltd. Touch circuit and driving method thereof, and driving system for a touch display device
JP7255777B2 (ja) * 2019-12-16 2023-04-11 島津システムソリューションズ株式会社 データ処理装置
CN111835610B (zh) * 2020-05-29 2022-05-03 中车株洲电力机车研究所有限公司 数据共享方法、系统、存储介质及电子设备
US11088815B1 (en) * 2020-10-02 2021-08-10 Qualcomm Incorporated Techniques for timed-trigger and interrupt coexistence
US11995012B2 (en) 2022-03-15 2024-05-28 Samsung Electronics Co., Ltd. High speed interface for multi image sensor device
CN115632900B (zh) * 2022-08-31 2023-09-01 超聚变数字技术有限公司 一种计算设备

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1084986A (zh) * 1992-09-18 1994-04-06 汤姆森消费电子有限公司 多格式数据总线上的数据和时钟线的交换
CN1333964A (zh) * 1999-01-15 2002-01-30 艾利森电话股份有限公司 接口交错
US7089338B1 (en) * 2002-07-17 2006-08-08 Cypress Semiconductor Corp. Method and apparatus for interrupt signaling in a communication network
US20070088874A1 (en) * 2005-10-14 2007-04-19 Hewlett-Packard Development Company, L.P. Offload engine as processor peripheral

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04123692A (ja) * 1990-09-14 1992-04-23 Matsushita Electric Works Ltd 時分割多重伝送システムの割込処理方式
DE69515147T2 (de) * 1994-07-15 2000-09-21 Thomson Consumer Electronics, Inc. Mehrfachprotokoll-Datenbussystem
US6111437A (en) * 1998-05-29 2000-08-29 Lucent Technologies Inc. Wide common-mode differential receiver with precision input referred offset
US6912606B2 (en) * 2001-06-08 2005-06-28 Sycamore Networks, Inc. Generic serial bus architecture
JP5272704B2 (ja) * 2008-12-17 2013-08-28 富士ゼロックス株式会社 情報伝送システム、情報送信装置及び情報受信装置
CN103764934B (zh) * 2011-03-16 2017-11-24 阿萨阿布洛伊澳大利亚有限公司 用于窗或门的链卷绕器
US8898358B2 (en) * 2012-07-04 2014-11-25 International Business Machines Corporation Multi-protocol communication on an I2C bus

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1084986A (zh) * 1992-09-18 1994-04-06 汤姆森消费电子有限公司 多格式数据总线上的数据和时钟线的交换
CN1333964A (zh) * 1999-01-15 2002-01-30 艾利森电话股份有限公司 接口交错
US7089338B1 (en) * 2002-07-17 2006-08-08 Cypress Semiconductor Corp. Method and apparatus for interrupt signaling in a communication network
US20070088874A1 (en) * 2005-10-14 2007-04-19 Hewlett-Packard Development Company, L.P. Offload engine as processor peripheral

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107678993A (zh) * 2016-08-02 2018-02-09 纬创资通股份有限公司 电脑系统及总线仲裁方法
CN107678993B (zh) * 2016-08-02 2020-07-07 纬颖科技服务股份有限公司 电脑系统及总线仲裁方法
CN110799956A (zh) * 2017-06-27 2020-02-14 高通股份有限公司 具有多个主数据通道的高带宽soundwire主控设备
CN110799956B (zh) * 2017-06-27 2023-11-17 高通股份有限公司 具有多个主数据通道的高带宽soundwire主控设备
CN112639753A (zh) * 2018-08-30 2021-04-09 高通股份有限公司 聚合带内中断
CN113302891A (zh) * 2018-11-14 2021-08-24 索诺瓦公司 用共存窗口操作一个以上无线通信协议
CN113302891B (zh) * 2018-11-14 2023-06-16 索诺瓦公司 用共存窗口操作一个以上无线通信协议

Also Published As

Publication number Publication date
KR20160066032A (ko) 2016-06-09
EP3055779A1 (en) 2016-08-17
JP2016538624A (ja) 2016-12-08
WO2015054433A1 (en) 2015-04-16
US20150100713A1 (en) 2015-04-09
EP3055779B1 (en) 2017-08-02

Similar Documents

Publication Publication Date Title
EP3055779B1 (en) Coexistence of i2c slave devices and camera control interface extension devices on a shared control data bus
US9690725B2 (en) Camera control interface extension with in-band interrupt
US9684624B2 (en) Receive clock calibration for a serial bus
EP3254203B1 (en) Receive clock calibration for a serial bus
US10353837B2 (en) Method and apparatus to enable multiple masters to operate in a single master bus architecture
US9519603B2 (en) Method and apparatus to enable multiple masters to operate in a single master bus architecture
JP6625557B2 (ja) センサーグローバルバス
US10007637B2 (en) Single wire bus system
US20150095537A1 (en) Camera control interface sleep and wake up signaling
US20190146944A1 (en) Dynamically adjustable multi-line bus shared by multi-protocol devices
US20150248373A1 (en) Bit allocation over a shared bus to facilitate an error detection optimization
JP2016533608A (ja) カメラ制御インターフェースのスレーブデバイス間通信
WO2017172269A1 (en) Method and apparatus to enable multiple masters to operate in a single master bus architecture

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
WD01 Invention patent application deemed withdrawn after publication

Application publication date: 20160525

WD01 Invention patent application deemed withdrawn after publication