CN105573750A - SoC verification software design platform based on embedded processor - Google Patents
SoC verification software design platform based on embedded processor Download PDFInfo
- Publication number
- CN105573750A CN105573750A CN201510925831.4A CN201510925831A CN105573750A CN 105573750 A CN105573750 A CN 105573750A CN 201510925831 A CN201510925831 A CN 201510925831A CN 105573750 A CN105573750 A CN 105573750A
- Authority
- CN
- China
- Prior art keywords
- software
- file
- soc
- flush bonding
- verifying
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F8/00—Arrangements for software engineering
- G06F8/20—Software design
Abstract
The invention provides a SoC verification software design platform based on an embedded processor. The platform comprises a software library, universal module verification software, a software development environment and a related file format conversion tool connected in sequence. By means of the invention, the verification software design platform can be provided for SoC design based on the embedded processor; an effective solution is provided for software and hardware collaborative design and verification works of a SoC; and the platform is convenient to use and wide in adaptation.
Description
Technical field
The invention belongs to integrated circuit (IC) design field, relate to a kind of SoC verifying software design platform based on flush bonding processor.
Background technology
Develop with the SoC that Hardware/Software Collaborative Design and verification technique are means, from the exploitation of IP, SoC platform is integrated into IP, software form is from the verifying software based on SoC platform, to the application verification software based on canonical system, software work amount increases gradually, finally accounts for 90% of SoC development work amount.Therefore be badly in need of promoting the soft project ability level based on SoC, build universalization and reusable Software for Design platform, improve software development efficiency, promote software quality, accelerate the speed of SoC Hardware/Software Collaborative Design and checking.
Summary of the invention
The present invention is the above-mentioned technical matters solving background technology existence, for the SoC research and development based on flush bonding processor provide a kind of universalization and reusable verifying software design platform, improve software development efficiency, promote software quality, accelerate the speed of SoC Hardware/Software Collaborative Design and checking.
Technical solution of the present invention is: the present invention is a kind of SoC verifying software design platform based on flush bonding processor, its special character is: this platform comprises the software library, general module verifying software, software development environment and the associated documents format converter tools that connect successively, wherein:
Described software library, for the general module verifying software design based on flush bonding processor provides built-in function;
Described general module verifying software, according to user's requirement, calls the built-in function of software library for providing the verifying software of common hardware module based on the SoC of flush bonding processor;
Described software development environment, for editor, compiling, link software storehouse and general module verifying software, generates executable file, the file for program Solidification, assembling file;
Described file format converter tools, the executable file for being generated by software development environment is converted into the file layout needed for SoC checking.
Above-mentioned software library comprises processor, reset, interruption, serial ports, timer, house dog, built-in function required for FLASH, SRAM module work.
Above-mentioned general module verifying software comprises: processor, reset, interruption, serial ports, timer, house dog, the function of FLASH, SRAM module, performance verification software, wherein each general module is respectively created a file folder, comprises the objdump file after the checking .c file of this module .h file and compiling under this file.
Above-mentioned software development environment carries out semi-open pattern to software developer, and software developer writes Makefile file according to given template .ld links script file, realizes the cutting of software.
Required .v file when the executable file generated by development environment is converted to the SoC virtual platform checking based on flush bonding processor by above-mentioned file format converter tools.
The present invention provides a kind of universalization and reusable verifying software design platform for the SoC research and development based on flush bonding processor, uses this platform can improve software development efficiency, promote software quality, accelerates the speed of SoC Hardware/Software Collaborative Design and checking.The present invention has the following advantages:
1, software library is possessed, for the SoC verifying software design based on flush bonding processor provides basic built-in function;
2, general module verifying software is provided, for providing the verifying software of common hardware module based on the SoC of flush bonding processor, whether correct to verify function, the performance of general module.There is provided reference for the verifying software of other special module is write simultaneously;
3, possess software development environment, for editor, compiling, link software, specific flush bonding processor assembly routine, C programmer compiling link can be become executable file .elf, are used for the file .bin of program Solidification, assembling file objdump; Software development environment carries out semi-open pattern to software developer, and software developer can write Makefile file according to given template .ld links script file, realizes the cutting of software;
4, file format converter tools is possessed: required .v file when the executable file generated by development environment being converted to the SoC virtual platform checking based on flush bonding processor.
5, by this platform together with SoC hardware design platform intergration: facilitate design of hardware and software, checking personnel check information needed in the course of work, improve the integrated level of SoC Hardware/Software Collaborative Design and checking.
Accompanying drawing explanation
Fig. 1 is that the present invention specifically implements schematic diagram.
Embodiment
Below the present invention is described in further details.
The present invention includes software library 2, general module verifying software 3, software development environment 4 and associated documents format converter tools 5, and by this platform together with SoC hardware design platform intergration.Wherein: software library 2, for general module verifying software 3 design based on flush bonding processor provides built-in function; General module verifying software 3, according to user's requirement, calls the built-in function of software library 2 for providing the verifying software of common hardware module based on the SoC of flush bonding processor; Software development environment 4, for editor, compiling, link software storehouse 2 and general module verifying software 3, generates executable file, the file for program Solidification, assembling file; File format converter tools 5, the executable file for being generated by software development environment 4 is converted into the file layout needed for SoC checking.Software library 2 comprises based on the general purpose processing block involved by the SoC of flush bonding processor, as: the built-in function required for processor, reset, interruption, serial ports, timer, house dog, FLASH, SRAM module work.General purpose processing block involved by general module verifying software 3, as: processor, reset, interruption, serial ports, timer, house dog, the function of FLASH, SRAM module, performance verification software, each module is respectively created a file folder, comprises the objdump file after the checking .c file of this module .h file and compiling under this file.Specific flush bonding processor assembly routine, C programmer compiling link are become executable file, are used for the file of program Solidification, assembling file by software development environment 4; Software development environment 4 couples of software developers carry out semi-open pattern, and software developer writes Makefile file according to given template .ld links script file, realizes the cutting of software.Required .v file when the executable file generated by development environment 4 is converted to the SoC virtual platform checking based on flush bonding processor by file format converter tools 5.
Claims (5)
1. based on a SoC verifying software design platform for flush bonding processor, it is characterized in that: this platform comprises the software library, general module verifying software, software development environment and the associated documents format converter tools that connect successively, wherein:
Described software library, for the general module verifying software design based on flush bonding processor provides built-in function;
Described general module verifying software, according to user's requirement, calls the built-in function of software library for providing the verifying software of common hardware module based on the SoC of flush bonding processor;
Described software development environment, for editor, compiling, link software storehouse and general module verifying software, generates executable file, the file for program Solidification, assembling file;
Described file format converter tools, the executable file for being generated by software development environment is converted into the file layout needed for SoC checking.
2. the SoC verifying software design platform based on flush bonding processor according to claim 1, is characterized in that: described software library comprises processor, reset, interruption, serial ports, timer, house dog, built-in function required for FLASH, SRAM module work.
3. the SoC verifying software design platform based on flush bonding processor according to claim 2, it is characterized in that: described general module verifying software comprises: processor, reset, interruption, serial ports, timer, house dog, the function of FLASH, SRAM module, performance verification software, wherein each general module is respectively created a file folder, comprises the objdump file after the checking .c file of this module .h file and compiling under this file.
4. the SoC verifying software design platform based on flush bonding processor according to claim 3, it is characterized in that: described software development environment carries out semi-open pattern to software developer, software developer writes Makefile file according to given template .ld links script file, realizes the cutting of software.
5. the SoC verifying software design platform based on flush bonding processor according to claim 4, is characterized in that: required .v file when the executable file generated by development environment is converted to the SoC virtual platform checking based on flush bonding processor by described file format converter tools.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510925831.4A CN105573750A (en) | 2015-12-11 | 2015-12-11 | SoC verification software design platform based on embedded processor |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510925831.4A CN105573750A (en) | 2015-12-11 | 2015-12-11 | SoC verification software design platform based on embedded processor |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN105573750A true CN105573750A (en) | 2016-05-11 |
Family
ID=55883926
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201510925831.4A Pending CN105573750A (en) | 2015-12-11 | 2015-12-11 | SoC verification software design platform based on embedded processor |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN105573750A (en) |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20020147560A1 (en) * | 2001-04-04 | 2002-10-10 | International Business Machines Corporation | Method and system for logic verification using mirror interface |
| CN102043878A (en) * | 2010-10-29 | 2011-05-04 | 山东大学 | Reusable verification device and verification method of SOC chip based on DW8051 core |
| CN102402628A (en) * | 2010-09-07 | 2012-04-04 | 无锡中星微电子有限公司 | Method and system for generating systems-on-a-chip (SoC) verification platform |
| CN102902834A (en) * | 2011-07-29 | 2013-01-30 | 炬力集成电路设计有限公司 | Verification method and verification system of SOC (System on Chip) |
-
2015
- 2015-12-11 CN CN201510925831.4A patent/CN105573750A/en active Pending
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20020147560A1 (en) * | 2001-04-04 | 2002-10-10 | International Business Machines Corporation | Method and system for logic verification using mirror interface |
| CN102402628A (en) * | 2010-09-07 | 2012-04-04 | 无锡中星微电子有限公司 | Method and system for generating systems-on-a-chip (SoC) verification platform |
| CN102043878A (en) * | 2010-10-29 | 2011-05-04 | 山东大学 | Reusable verification device and verification method of SOC chip based on DW8051 core |
| CN102902834A (en) * | 2011-07-29 | 2013-01-30 | 炬力集成电路设计有限公司 | Verification method and verification system of SOC (System on Chip) |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102053836B (en) | Implementation method of version management tool for Android application development | |
| CN102622471B (en) | Integrated circuit front-end verification method | |
| CN104050068B (en) | The method of FPGA Debugging and device in MCU chip | |
| US8910133B2 (en) | Library conformity checker | |
| CN103902305A (en) | Software long-distance loading and solidifying method based on TI DSP | |
| WO2011054250A1 (en) | Method and device for development environment converting | |
| CN103279846A (en) | Project acceptance method and system based on BIM model | |
| CN104268310A (en) | Method for calling UVM verification environment through special graphical interface | |
| CN104050067B (en) | The method and apparatus that FPGA works in MCU chip | |
| WO2019134113A1 (en) | Automated test method and system | |
| CN102902624A (en) | Software debugging system and method | |
| CN104298594A (en) | Automatic detection and positioning method for source code mid-value miscalculation | |
| CN105607998A (en) | System and method for performing embedded software debug online | |
| CN109992517A (en) | Firmware module adjustment method and system based on UEFI | |
| CN115858336A (en) | Test vector generation method and device, computing equipment and storage medium | |
| CN103077038A (en) | Method for dynamically generating and compiling .NET item | |
| CN103514074A (en) | MVB network card development method and platform | |
| CN105183485A (en) | Visual software and hardware collaborative development method | |
| CN105573750A (en) | SoC verification software design platform based on embedded processor | |
| CN104461508A (en) | Method for solving problem of duplication of names of functions in JS files | |
| CN104536745A (en) | Task modification method and device | |
| CN106970787A (en) | A kind of automobile controller rapid prototyping implementation method | |
| CN103631585A (en) | Method and system for developing application program | |
| CN103729202A (en) | DSP reliable on-line FLASH programming method based on GEL script | |
| CN105825032A (en) | Method for automatically acquiring center coordinates of structure frame |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20160511 |
|
| WD01 | Invention patent application deemed withdrawn after publication |