CN105374759A - Ceramic quadrilateral leadless flat packaging shell used for integrated circuit packaging - Google Patents
Ceramic quadrilateral leadless flat packaging shell used for integrated circuit packaging Download PDFInfo
- Publication number
- CN105374759A CN105374759A CN201510835380.5A CN201510835380A CN105374759A CN 105374759 A CN105374759 A CN 105374759A CN 201510835380 A CN201510835380 A CN 201510835380A CN 105374759 A CN105374759 A CN 105374759A
- Authority
- CN
- China
- Prior art keywords
- ceramic
- shell
- lead
- limits
- integrated antenna
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
Landscapes
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
Abstract
The invention discloses a ceramic quadrilateral leadless flat packaging shell used for integrated circuit packaging, and relates to the technical field of a packaging shell of electronic components and parts. The shell comprises a ceramic member and a cover plate. The ceramic member has a container-shaped structure of which the upper end is open. The opening of the upper end of the ceramic member is sealed by the cover plate. The ceramic member comprises a bottom plate and side walls. The internal wall of the side walls is provided with multiple pin bonding PADs in a spacing way. The lower surface of the shell is provided with multiple external lead-out ends in the spacing way. The pin bonding PADs are connected with the corresponding external lead-out ends via respective first connecting metal wires in the side walls. The shell has characteristics of multilayer wiring, high reliability and high airtightness and is mature in preparation technology so that miniaturization can be realized, and the miniaturized packaging requirement of large-size chips and bonding of multiple PADs can be met.
Description
Technical field
The present invention relates to the package casing technical field of electronic devices and components, particularly relate to a kind of integrated antenna package with ceramic four limits without lead-in wire flat packaging shell.
Background technology
Conventional plastic packaging QFN shell (as shown in Figure 1) is the structure of epoxy molding plastic+support lead (mostly being copper product).Plastic packaging main technique comprises wafer thinning, section, chip attachment, wire bonding, transfer formation, Post RDBMS, deflashing burr, upper scolding tin, cuts the operations such as muscle bends.Its main feature is that technique is simple, with low cost but be generally considered to be non-airtight encapsulation, in the reliabilities such as packaging air tightness, internal heat characteristic, storage, application, there is larger defect.
Summary of the invention
Technical problem to be solved by this invention is to provide a kind of integrated antenna package with ceramic four limits without lead-in wire flat packaging shell, described shell can the feature such as multilayer wiring, high reliability, high-air-tightness, mature preparation process, can miniaturization be realized, meet the small-sized encapsulated requirement of large size chip, many PAD bonding.
For solving the problems of the technologies described above, the technical solution used in the present invention is: a kind of integrated antenna package with ceramic four limits without lead-in wire flat packaging shell, it is characterized in that: comprise ceramic member and cover plate, described ceramic member is the Vessel-like structures of upper end open, the upper end open of described ceramic member seals by described cover plate, described ceramic member comprises base plate and side wall, the inwall of described side wall is arranged at intervals with several pin bondings PAD, for being connected by the pin of bonding wire with packed chip, the lower surface interval of described shell be provided with several outer exits, for being connected with the circuit on pcb board, pin bonding PAD is connected with corresponding outer exit by the first respective connection metal line in side wall.
Preferred technical scheme is further: described side wall comprises two continuous print boss structures, first boss is positioned at the outside of described side wall, the height of the first boss is greater than the height of the second boss, described pin bonding PAD is positioned at the upper surface of described second boss, and described first connection metal line is positioned at described first boss.
Preferred technical scheme is further: the upper surface of described base plate is provided with the first metal printing brush layer, for being fixedly connected with packed chip by solder or conducting resinl, is fixed in described shell by described chip.
Preferred technical scheme is further: the lower surface of described shell is also provided with the second metal printing brush layer, described first metal printing brush layer is connected by several second metal contact wires being positioned at base plate with the second metal printing brush layer, and described second metal printing brush layer is used for heat radiation.
Preferred technical scheme is further: described cover plate is welded on described ceramic member by sealing solder.
Further preferred technical scheme is: the making material of described pin bonding PAD, outer exit, the first connection metal line, the second connection metal line, the first metal printing brush layer and the second metal printing brush layer is tungsten.
Preferred technical scheme is further: described outer exit is welded with the circuit on described PCB by solder.
Preferred technical scheme is further: the distance between described outer exit is 0.3mm-1.27mm.
Preferred technical scheme is further: the profile length and width size≤20mm × 20mm of described shell, highly≤8.00mm.
The beneficial effect adopting technique scheme to produce is: (1) described shell achieves device miniaturization, can substitute with plastic packaging QFN original position.(2) packaging air tightness is high, not easily sucks moisture, and air-tightness meets≤5 × 10
-3pacm
3/ s, A4.(3) good environmental adaptability, resistance to corrosion is strong, and can meet salt fog 48h, temperature cycles-65 DEG C-150 DEG C, 100 times, moisture-proof 10 is inferior.(4) Mechanical Reliability is high, can meet constant acceleration 10000g, Y1 direction, 1min.(5) shelf-stable performance is good.(6) applied range, because it has high reliability and high-air-tightness, can be applicable to the fields such as Aeronautics and Astronautics.
Accompanying drawing explanation
Fig. 1 is the sectional structure schematic diagram of the plastic packaging QFN shell of prior art;
Fig. 2 be shell of the present invention look up structural representation;
Fig. 3 is the plan structure schematic diagram of shell of the present invention;
Fig. 4 is the mounting structure schematic diagram of shell of the present invention;
Fig. 5 be in shell of the present invention ceramic member partly cut open structural representation;
Fig. 6 is the process chart of shell of the present invention;
Wherein: 1, cover plate 2, base plate 3, pin bonding PAD4, bonding wire 5, packed chip 6, outer exit 7, pcb board 8, first connection metal line 9, first boss 10, second boss 11, first metal printing brush layer 12, solder or conducting resinl 13, second metal printing brush layer 14, second metal contact wires 15, solder 16, first structure sheaf 17, second structure sheaf 18, 3rd structure sheaf 19, finalization area 20, bonding region 21, chip installation area 22, outer casing bottom welding zone 23, moulding compound 24, copper sheet 25, sealing solder.
Embodiment
Below in conjunction with the accompanying drawing in the embodiment of the present invention, be clearly and completely described the technical scheme in the embodiment of the present invention, obviously, described embodiment is only a part of embodiment of the present invention, instead of whole embodiments.Based on the embodiment in the present invention, those of ordinary skill in the art, not making the every other embodiment obtained under creative work prerequisite, belong to the scope of protection of the invention.
Set forth a lot of detail in the following description so that fully understand the present invention, but the present invention can also adopt other to be different from alternate manner described here to implement, those skilled in the art can when without prejudice to doing similar popularization when intension of the present invention, therefore the present invention is by the restriction of following public specific embodiment.
As shown in Figure 2-5, the invention discloses a kind of integrated antenna package with ceramic four limits without lead-in wire flat packaging shell, described shell comprises ceramic member and cover plate 1, described ceramic member is the Vessel-like structures of upper end open, described cover plate 1 is welded on described ceramic member by sealing solder 25, the upper end open of described ceramic member is sealed.In the embodiment of the present invention, described side wall comprises two continuous print boss structures, and the first boss 9 is positioned at the outside of described side wall, and the height of the first boss 9 is greater than the height of the second boss 10.Several spaced pin bonding PAD3 are positioned at the upper surface of described second boss 10, and described pin bonding PAD3 is used for being connected by the pin of bonding wire 4 with packed chip 5.
The lower surface interval of described shell be provided with several outer exits 6, pin bonding PAD3 is connected with corresponding outer exit 6 by the first connection metal line 8 respective in side wall that (number of outer exit can be identical or different with the number of pin bonding PAD, generally, the pin bonding PAD of identical function can be connected by many first connection metal lines with same outer exit), outer exit 6 is welded with the circuit on described PCB by solder 15, preferably uses plumber's solder.In the embodiment of the present invention, described first connection metal line 8 is positioned at described first boss 9, and the distance between described outer exit 6 is 0.3mm-1.27mm, and the spacing between preferred described exit is 0.5mm.
As shown in Figure 4, the upper surface of described base plate 2 is provided with the first metal printing brush layer 11, for being fixedly connected with packed chip 5 by solder or conducting resinl 12, is fixed in described shell by described chip.The lower surface of described shell is also provided with the second metal printing brush layer 13, and described first metal printing brush layer 11 is connected by several second metal contact wires 14 being positioned at base plate 2 with the second metal printing brush layer 13, and described second metal printing brush layer 13 is for heat radiation.
In embodiments of the present invention, the making material of described pin bonding PAD3, outer exit 6, first connection metal line 8, second connection metal line 14, first metal printing brush layer 11 and the second metal printing brush layer 13 is for preferably to use tungsten, it is to be noted that those skilled in the art can also according to the performance of device, and needing of using selects other metal material to make above-mentioned device.
As can be seen from Figure 5, the ceramic member on described shell is totally three structure sheafs, and first structure sheaf 16 is from 19 to bonding region, finalization area 20; Second structure sheaf 17 from 20 to chip installation area, bonding region the 21, three structure sheaf 18 from chip installation area 21 to outer casing bottom welding zone 22.For meeting many PAD bonding and the requirement of ground connection bonding of integrated circuit, design specialized ground connection bonding PAD, and design at same layer (second structure sheaf) with other holding wire pin bonding PAD, Bing Xin district designs the second metal contact wires array (tungsten post array), first metal printing brush layer 11 is connected by the second metal contact wires array with the second metal printing brush layer 13, and this design can effectively improve ground connection performance and heat-sinking capability.
It is to be noted, the development trend inevitable requirement microelectronics Packaging of electronic product to less, gentlier, thinner future development, CQFN(CeramicQuadFlatNo-lead) packing forms is one of technical solution and developing direction, due to its there is good electricity and hot property, volume is little, lightweight, reliability is high, its application increases fast.
The current process technology of alumina ceramic envelope conventional in electron trade is ripe, it possesses simultaneously can the feature such as multilayer wiring, high reliability, high-air-tightness, mature preparation process, can realize miniaturization, meets the small-sized encapsulated requirement of large size chip, many PAD bonding, meet the requirement that plastic packaging QFN original position substitutes, exit spacing 0.307mm-1.27mm, draws terminal number≤100, profile length and width size≤20mm × 20mm, highly≤8.00mm, embodies the superiority of ceramic package.
The reliability aspect requirements such as air-tightness, internal heat characteristic, storage, application can not be met due to plastic packaging QFN package lead, and be difficult to meet the high reliability such as Aeronautics and Astronautics, high-air-tightness application requirement, therefore design this structural ceramics shell.
This type of shell comprises full ceramic structure or pottery+seal mouth ring structure, according to user profile, determines cavity size; Distribute and bonding requirement according to chip PAD, determine pin bonding PAD and the arrangement of outer exit; According to device performance and cooling requirements, determine the second metal contact wires array (tungsten post array) quantity, spacing and length etc.; According to slew rate requirement, determine input/output port and internal wiring thereof, carry out finite element simulation on this basis, ensure that it meets structural reliability, heat and requirement on electric performance, the manufacture craft of described shell as shown in Figure 6.
To sum up, described shell tool has the following advantages: (1) described shell achieves device miniaturization, can substitute with plastic packaging QFN original position.(2) packaging air tightness is high, not easily sucks moisture, and air-tightness meets≤5 × 10
-3pacm
3/ s, A4.(3) good environmental adaptability, resistance to corrosion is strong, and can meet salt fog 48h, temperature cycles-65 DEG C-150 DEG C, 100 times, moisture-proof 10 is inferior.(4) Mechanical Reliability is high, can meet constant acceleration 10000g, Y1 direction, 1min.(5) shelf-stable performance is good.(6) applied range, because it has high reliability and high-air-tightness, can be applicable to the fields such as Aeronautics and Astronautics.
Claims (9)
1. an integrated antenna package with ceramic four limits without lead-in wire flat packaging shell, it is characterized in that: comprise ceramic member and cover plate (1), described ceramic member is the Vessel-like structures of upper end open, the upper end open of described ceramic member seals by described cover plate (1), described ceramic member comprises base plate (2) and side wall, the inwall of described side wall is arranged at intervals with several pin bondings PAD(3), for being connected with the pin of packed chip (5) by bonding wire (4), the lower surface interval of described shell be provided with several outer exits (6), for being connected with the circuit on pcb board (7), pin bonding PAD(3) be connected with corresponding outer exit (6) by the first connection metal line (8) respective in side wall.
2. integrated antenna package as claimed in claim 1 with ceramic four limits without lead-in wire flat packaging shell, it is characterized in that: described side wall comprises two continuous print boss structures, first boss (9) is positioned at the outside of described side wall, the height of the first boss (9) is greater than the height of the second boss (10), described pin bonding PAD(3) be positioned at the upper surface of described second boss (10), described first connection metal line (8) is positioned at described first boss (9).
3. integrated antenna package as claimed in claim 1 with ceramic four limits without lead-in wire flat packaging shell, it is characterized in that: the upper surface of described base plate (2) is provided with the first metal printing brush layer (11), for being fixedly connected with packed chip (5) by solder or conducting resinl (12), described chip is fixed in described shell.
4. integrated antenna package as claimed in claim 3 with ceramic four limits without lead-in wire flat packaging shell, it is characterized in that: the lower surface of described shell is also provided with the second metal printing brush layer (13), described first metal printing brush layer (11) is connected by several second metal contact wires (14) being positioned at base plate (2) with the second metal printing brush layer (13), and described second metal printing brush layer (13) is for heat radiation.
5. integrated antenna package as claimed in claim 1 is with ceramic four limits without lead-in wire flat packaging shell, it is characterized in that: described cover plate (1) is welded on described ceramic member by sealing solder (25).
6. integrated antenna package as claimed in claim 1 is with ceramic four limits without lead-in wire flat packaging shell, it is characterized in that: described pin bonding PAD(3), the making material of outer exit (6), the first connection metal line (8), the second connection metal line (14), the first metal printing brush layer (11) and the second metal printing brush layer (13) is tungsten.
7. integrated antenna package as claimed in claim 1 is with ceramic four limits without lead-in wire flat packaging shell, it is characterized in that: described outer exit (6) is welded with the circuit on described PCB by solder (15).
8. integrated antenna package as claimed in claim 1 is with ceramic four limits without lead-in wire flat packaging shell, it is characterized in that: the distance between described outer exit (6) is 0.3mm-1.27mm.
9. integrated antenna package as claimed in claim 1 is with ceramic four limits without lead-in wire flat packaging shell, it is characterized in that: the profile length and width size≤20mm × 20mm of described shell, highly≤8.00mm.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510835380.5A CN105374759A (en) | 2015-11-26 | 2015-11-26 | Ceramic quadrilateral leadless flat packaging shell used for integrated circuit packaging |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510835380.5A CN105374759A (en) | 2015-11-26 | 2015-11-26 | Ceramic quadrilateral leadless flat packaging shell used for integrated circuit packaging |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN105374759A true CN105374759A (en) | 2016-03-02 |
Family
ID=55376819
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201510835380.5A Pending CN105374759A (en) | 2015-11-26 | 2015-11-26 | Ceramic quadrilateral leadless flat packaging shell used for integrated circuit packaging |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN105374759A (en) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111511186A (en) * | 2020-04-24 | 2020-08-07 | 国众电子(深圳)有限公司 | Network transformer and filter assembly manufacturing method |
| CN111952252A (en) * | 2020-07-15 | 2020-11-17 | 青岛凯瑞电子有限公司 | Surface-mounted ceramic metal shell's high current-carrying lead structure of low resistance |
| CN112151477A (en) * | 2020-08-20 | 2020-12-29 | 山东航天电子技术研究所 | System-in-package housing and application |
| CN113675153A (en) * | 2021-08-24 | 2021-11-19 | 中国电子科技集团公司第五十八研究所 | Chip anti-reverse packaging structure and packaging method |
Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2003068954A (en) * | 2001-08-28 | 2003-03-07 | Kyocera Corp | Package for housing semiconductor element |
| JP2003110044A (en) * | 2001-07-25 | 2003-04-11 | Kyocera Corp | Package for containing semiconductor element |
| JP2011114219A (en) * | 2009-11-27 | 2011-06-09 | Kyocera Corp | Element mounting component, mounting base and electronic device |
| CN102709256A (en) * | 2012-06-19 | 2012-10-03 | 中国电子科技集团公司第十三研究所 | Hollow lead-free plastic flat package |
| CN101593934B (en) * | 2008-05-29 | 2013-04-17 | 株式会社理光 | Light emitting apparatus, optical scanning apparatus, and image forming apparatus |
| CN103378013A (en) * | 2012-04-27 | 2013-10-30 | 佳能株式会社 | Electronic component and electronic apparatus |
| CN103681593A (en) * | 2013-12-02 | 2014-03-26 | 江苏省宜兴电子器件总厂 | Leadless ceramic chip carrier packaging structure and process for manufacturing same |
| CN205177806U (en) * | 2015-11-26 | 2016-04-20 | 中国电子科技集团公司第十三研究所 | Integrated circuit package does not have lead wire flat pack shell with ceramic four sides |
-
2015
- 2015-11-26 CN CN201510835380.5A patent/CN105374759A/en active Pending
Patent Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2003110044A (en) * | 2001-07-25 | 2003-04-11 | Kyocera Corp | Package for containing semiconductor element |
| JP2003068954A (en) * | 2001-08-28 | 2003-03-07 | Kyocera Corp | Package for housing semiconductor element |
| CN101593934B (en) * | 2008-05-29 | 2013-04-17 | 株式会社理光 | Light emitting apparatus, optical scanning apparatus, and image forming apparatus |
| JP2011114219A (en) * | 2009-11-27 | 2011-06-09 | Kyocera Corp | Element mounting component, mounting base and electronic device |
| CN103378013A (en) * | 2012-04-27 | 2013-10-30 | 佳能株式会社 | Electronic component and electronic apparatus |
| CN102709256A (en) * | 2012-06-19 | 2012-10-03 | 中国电子科技集团公司第十三研究所 | Hollow lead-free plastic flat package |
| CN103681593A (en) * | 2013-12-02 | 2014-03-26 | 江苏省宜兴电子器件总厂 | Leadless ceramic chip carrier packaging structure and process for manufacturing same |
| CN205177806U (en) * | 2015-11-26 | 2016-04-20 | 中国电子科技集团公司第十三研究所 | Integrated circuit package does not have lead wire flat pack shell with ceramic four sides |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111511186A (en) * | 2020-04-24 | 2020-08-07 | 国众电子(深圳)有限公司 | Network transformer and filter assembly manufacturing method |
| CN111952252A (en) * | 2020-07-15 | 2020-11-17 | 青岛凯瑞电子有限公司 | Surface-mounted ceramic metal shell's high current-carrying lead structure of low resistance |
| CN111952252B (en) * | 2020-07-15 | 2023-03-10 | 青岛凯瑞电子有限公司 | Surface-mounted type ceramic metal shell's low resistance high current-carrying lead structure |
| CN112151477A (en) * | 2020-08-20 | 2020-12-29 | 山东航天电子技术研究所 | System-in-package housing and application |
| CN113675153A (en) * | 2021-08-24 | 2021-11-19 | 中国电子科技集团公司第五十八研究所 | Chip anti-reverse packaging structure and packaging method |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10204848B2 (en) | Semiconductor chip package having heat dissipating structure | |
| CN102456652A (en) | Power semiconductor device | |
| US11287344B2 (en) | Pressure sensor module having a sensor chip and passive devices within a housing | |
| CN206282838U (en) | The integrated encapsulation structure of passive device and active device | |
| CN105374759A (en) | Ceramic quadrilateral leadless flat packaging shell used for integrated circuit packaging | |
| CN107978594A (en) | Electronic component package with radiator and multiple electronic building bricks | |
| CN110914975B (en) | Power semiconductor module | |
| CN103915405A (en) | Semiconductor device and method of making a semiconductor device | |
| CN105814682A (en) | Semiconductor device | |
| JP6065839B2 (en) | Semiconductor device and manufacturing method thereof | |
| KR101388857B1 (en) | Semiconductor package and method of manufacturing the semiconductor package | |
| CN205177806U (en) | Integrated circuit package does not have lead wire flat pack shell with ceramic four sides | |
| CN101091247A (en) | Dual flat non-leaded semiconductor package | |
| JP2011023458A (en) | Semiconductor device and method of manufacturing the same | |
| CN108231698A (en) | Ceramic pad array shell | |
| JP3169578B2 (en) | Substrate for electronic components | |
| CN116487362A (en) | Encapsulation structure of electronic device and manufacturing method thereof | |
| CN104241209A (en) | Special power module for outdoor power source | |
| CN203205400U (en) | Air-tight metal case for surface mounting | |
| US10068882B2 (en) | High-frequency module | |
| CN104576558A (en) | Packaging body used for power module | |
| CN204303804U (en) | Detachably, assemblnig overlapping structure for semiconductor encapsulation body | |
| US11682609B2 (en) | Three-dimensional functional integration | |
| US20240112977A1 (en) | Isolated power packaging with flexible connectivity | |
| US20230027138A1 (en) | Power module |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20160302 |