CN105371522A - Multistage semiconductor thermoelectric cooling assembly - Google Patents
Multistage semiconductor thermoelectric cooling assembly Download PDFInfo
- Publication number
- CN105371522A CN105371522A CN201410446526.2A CN201410446526A CN105371522A CN 105371522 A CN105371522 A CN 105371522A CN 201410446526 A CN201410446526 A CN 201410446526A CN 105371522 A CN105371522 A CN 105371522A
- Authority
- CN
- China
- Prior art keywords
- cooling assembly
- thermoelectric cooling
- semiconductor thermoelectric
- semiconductor
- multilevel
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Devices That Are Associated With Refrigeration Equipment (AREA)
Abstract
The invention relates to a multistage semiconductor thermoelectric cooling assembly which comprises a ceramic substrate, current guide pieces, N type semiconductors, P type semiconductors and current guide strips. The multistage semiconductor thermoelectric cooling assembly is formed from a first stage of semiconductor thermoelectric cooling assembly to an Nth stage of semiconductor thermoelectric cooling assembly in a stacking manner, and ceramic substrate bodies are fixedly bonded between layers. The sizes of the ceramic substrate are gradually reduced from the lower layer to the upper layer to be in a pagoda shape. A double-side metallization design method is adopted in the ceramic substrate bodies between all the stages. The current guide pieces are fixedly bonded to the ceramic substrate reasonably and orderly. The N type semiconductors and the P type semiconductors are fixedly bonded to the current guide pieces respectively. The N type semiconductors and the P type semiconductors in each layer are sequentially connected in series through the current guide pieces. The semiconductors between the layers are connected through the current guide strips. The N type semiconductors and the P type semiconductors in the whole assembly are sequentially connected in series at intervals. The number of couple pairs of the last stage of the multistage semiconductor thermoelectric cooling assembly is not larger than 60% of that of couple pairs of the next stage of the multistage semiconductor thermoelectric cooling assembly. According to the scheme, a large temperature difference can be provided.
Description
Technical field
The present invention relates to a kind of semiconductor refrigerating assembly, particularly a kind of multilevel semiconductor thermoelectric cooling assembly.
Background technology
Semiconductor chilling plate, is also thermoelectric module, is a kind of heat pump.Its advantage does not have slide unit, and be applied in some spaces and be restricted, reliability requirement is high, without the occasion that cold-producing medium pollutes.Utilize the Peltier effect of semi-conducting material, when the galvanic couple that direct current is connected into by two kinds of different semi-conducting materials, heat can be absorbed at the two ends of galvanic couple respectively and release heat, the object of freezing can be realized.It is a kind of Refrigeration Technique producing negative thermal resistance, is characterized in movement-less part, and reliability is also higher.Utilize the mode of semiconductor refrigerating to solve refrigeration, heat dissipation problem, there is very high practical value.
Existing semiconductor refrigerating is a level assembly, that is one deck is only had, semiconductor refrigerating assembly by one group of NP galvanic couple to, up and down each a slice ceramic substrate and wire form, be mainly used in the industries such as car refrigerator, water dispenser, constant-temperature wine cabinet, cold and hot surface maximum temperature difference 70 degree.And for needing the occasion of the larger temperature difference just can not meet the demands.
Summary of the invention
The technical issues that need to address of the present invention are to provide a kind of a kind of multilevel semiconductor thermoelectric cooling assembly that can provide the larger temperature difference.
Technical problem to be solved by this invention realizes by the following technical solutions.
A kind of multilevel semiconductor thermoelectric cooling assembly, comprise ceramic matrix, flow deflector, N-type semiconductor and P-type semiconductor, described multilevel semiconductor thermoelectric cooling assembly also comprises flow guide bar; Described multilevel semiconductor thermoelectric cooling assembly is formed by stacking to N level semiconductor thermoelectric cooling assembly by the first order, and consolidation ceramic matrix between layers; Described ceramic matrix dwindles into pagoda shape gradually by lower floor height upper strata size; Ceramic substrate between described every one-level adopts the method for designing of two-sided metallization; The consolidation of described ceramic matrix rational and orderly flow deflector; Described N-type semiconductor and P-type semiconductor are cemented on flow deflector respectively, and the N-type semiconductor simultaneously in every one deck and P-type semiconductor are serially connected by flow deflector successively; Described semiconductor is between layers connected by flow guide bar; N-type semiconductor in described whole assembly and P-type semiconductor always spaced series are connected; ; The galvanic couple logarithm that the upper level of described multilevel semiconductor thermoelectric cooling assembly is made up of N-type semiconductor and P-type semiconductor is no more than 60% of one-level below.
Further, the progression of described multilevel semiconductor thermoelectric cooling assembly is 2,3,4,5 or 6 grades.
Further, described ceramic matrix and the consolidation style between flow deflector are for welding or sintering.
Further, the consolidation style between described flow deflector with semiconductor N P element is for welding.
Further, when described multilevel semiconductor thermoelectric cooling assembly is six grades, by bottom to upper strata inner NP galvanic couple to number of the arrangement be 127,71,31,17,7 and 2 right; When described multilevel semiconductor thermoelectric cooling assembly is Pyatyi, by bottom to upper strata inner NP galvanic couple to number of the arrangement be 127,71,31,17 and 7 right; When described multilevel semiconductor thermoelectric cooling assembly is level Four, by bottom to upper strata inner NP galvanic couple to number of the arrangement be 127,71,31 and 17 right; When described multilevel semiconductor thermoelectric cooling assembly is three grades, by bottom to upper strata inner NP galvanic couple to number of the arrangement be 127,71 and 31 right; When described multilevel semiconductor thermoelectric cooling assembly is two-stage, by bottom, to upper strata, inner NP galvanic couple is 127 and 71 right to number of the arrangement.
After adopting such structure, owing to being made up of multistage, according to semiconductor refrigerating component operation principle, after energising, NP galvanic couple, to by heat absorption and radiation processes, produces altitude temperature difference effect.Single-stage refrigeration sheet maximum temperature difference 70 DEG C.The upper level galvanic couple logarithm of multi-stage refrigerating sheet is no more than 60% of one-level below, so the heat that upper level produces can be taken away by next stage completely, often increase one-level, the temperature difference can increase about 10 degree, thus produces the higher temperature difference.
Accompanying drawing explanation
Below in conjunction with the drawings and specific embodiments, the present invention is further detailed explanation.
The general structure schematic diagram that Fig. 1 is the present invention's narrow a kind of multilevel semiconductor thermoelectric cooling assembly when being six grades;
The general structure schematic diagram that Fig. 2 is the present invention's narrow a kind of multilevel semiconductor thermoelectric cooling assembly when being Pyatyi;
The general structure schematic diagram that Fig. 3 is the present invention's narrow a kind of multilevel semiconductor thermoelectric cooling assembly when being level Four;
The general structure schematic diagram that Fig. 4 is the present invention's narrow a kind of multilevel semiconductor thermoelectric cooling assembly when being three grades;
The general structure schematic diagram that Fig. 5 is the present invention's narrow a kind of multilevel semiconductor thermoelectric cooling assembly when being secondary;
Fig. 6 is the general structure schematic diagram of ordinary single-stage semiconductor temperature difference electric cooling assembly;
Fig. 7 be the narrow a kind of multilevel semiconductor thermoelectric cooling assembly of the present invention bottom ceramic matrix above view;
Fig. 8 is the second layer ceramic matrix top and bottom view of the narrow a kind of multilevel semiconductor thermoelectric cooling assembly of the present invention;
Fig. 9 is the third layer ceramic matrix top and bottom view of the narrow a kind of multilevel semiconductor thermoelectric cooling assembly of the present invention;
Figure 10 is the 4th layer of ceramic matrix top and bottom view of the narrow a kind of multilevel semiconductor thermoelectric cooling assembly of the present invention;
Figure 11 is the layer 5 ceramic matrix top and bottom view of the narrow a kind of multilevel semiconductor thermoelectric cooling assembly of the present invention;
Figure 12 is the layer 6 ceramic matrix top and bottom view of the narrow a kind of multilevel semiconductor thermoelectric cooling assembly of the present invention;
Figure 13 is the superiors' ceramic matrix lower view of the narrow a kind of multilevel semiconductor thermoelectric cooling assembly of the present invention;
In figure: 1. ceramic matrix; 101. ground floor ceramic matrixs; 102. second layer ceramic matrixs; 103. third layer ceramic matrixs; 104. the 4th layers of ceramic matrix; 105. layer 5 ceramic matrixs; 106. layer 6 ceramic matrixs; 107. layer 7 ceramic matrixs; 2.P type semiconductor; 3.N type semiconductor; 4. flow deflector; 5. flow guide bar.
Detailed description of the invention
The technological means realized to make the present invention, creation characteristic, reaching object and effect is easy to understand, below in conjunction with specific embodiment and diagram, setting forth the present invention further.
A kind of multilevel semiconductor thermoelectric cooling assembly, comprise ceramic matrix 1, flow deflector 4, N-type semiconductor 3 and P-type semiconductor 2, described multilevel semiconductor thermoelectric cooling assembly also comprises flow guide bar 5; Described multilevel semiconductor thermoelectric cooling assembly is formed by stacking to N level semiconductor thermoelectric cooling assembly by the first order, and consolidation ceramic matrix 1 between layers; Described ceramic matrix 1 dwindles into pagoda shape gradually by lower floor height upper strata size; Ceramic matrix 1 between described every one-level adopts the method for designing of two-sided metallization; The consolidation of described ceramic matrix 1 rational and orderly flow deflector 4; Described N-type semiconductor 3 and P-type semiconductor 2 are cemented on flow deflector 4 respectively, and the N-type semiconductor 3 simultaneously in every one deck and P-type semiconductor 2 are serially connected by flow deflector 4 successively; Described semiconductor is between layers connected by flow guide bar 5; N-type semiconductor 3 in described whole assembly and P-type semiconductor 2 always spaced series are connected; The galvanic couple logarithm that the upper level of described multilevel semiconductor thermoelectric cooling assembly is made up of N-type semiconductor 3 and P-type semiconductor 4 is no more than 60% of one-level below.
The progression of described multilevel semiconductor thermoelectric cooling assembly is 2,3,4,5 or 6 grades.
Described ceramic matrix 1 and the consolidation style between flow deflector 4 are for welding or sintering.
Described flow deflector 4 and the consolidation style between semiconductor are for welding.
When described multilevel semiconductor thermoelectric cooling assembly is six grades, by bottom to upper strata inner NP galvanic couple to number of the arrangement be 127,71,31,17,7 and 2 right; When described multilevel semiconductor thermoelectric cooling assembly is Pyatyi, by bottom to upper strata inner NP galvanic couple to number of the arrangement be 127,71,31,17 and 7 right; When described multilevel semiconductor thermoelectric cooling assembly is level Four, by bottom to upper strata inner NP galvanic couple to number of the arrangement be 127,71,31 and 17 right; When described multilevel semiconductor thermoelectric cooling assembly is three grades, by bottom to upper strata inner NP galvanic couple to number of the arrangement be 127,71,31 right; When described multilevel semiconductor thermoelectric cooling assembly is two-stage, by bottom, to upper strata, inner NP galvanic couple is 127 and 71 right to number of the arrangement.
More than show and describe general principle of the present invention, principal character and advantage.The technical staff of the industry should understand; the present invention is not restricted to the described embodiments; what describe in above-described embodiment and description just illustrates principle of the present invention; without departing from the spirit and scope of the present invention; the present invention also has various changes and modifications, and these changes and improvements all fall in the scope of protection of present invention.Application claims protection domain is defined by appending claims and equivalent thereof.
Claims (5)
1. a multilevel semiconductor thermoelectric cooling assembly, comprises ceramic matrix, flow deflector, N-type semiconductor and P-type semiconductor, it is characterized in that: described multilevel semiconductor thermoelectric cooling assembly also comprises flow guide bar; Described multilevel semiconductor thermoelectric cooling assembly is formed by stacking to N level semiconductor thermoelectric cooling assembly by the first order, and consolidation ceramic matrix between layers; Described ceramic matrix dwindles into pagoda shape gradually by lower floor height upper strata size; Ceramic substrate between described every one-level adopts the method for designing of two-sided metallization; The consolidation of described ceramic matrix rational and orderly flow deflector; Described N-type semiconductor and P-type semiconductor are cemented on flow deflector respectively, and the N-type semiconductor simultaneously in every one deck and P-type semiconductor are serially connected by flow deflector successively; Described semiconductor is between layers connected by flow guide bar; N-type semiconductor in described whole assembly and P-type semiconductor always spaced series are connected; The galvanic couple logarithm that the upper level of described multilevel semiconductor thermoelectric cooling assembly is made up of N-type semiconductor and P-type semiconductor is no more than 60% of one-level below.
2. multilevel semiconductor thermoelectric cooling assembly according to claim 1, is characterized in that: the progression of described multilevel semiconductor thermoelectric cooling assembly is 2,3,4,5 or 6 grades.
3. multilevel semiconductor thermoelectric cooling assembly according to claim 1, is characterized in that: described ceramic matrix and the consolidation style between flow deflector are for welding or sintering.
4. multilevel semiconductor thermoelectric cooling assembly according to claim 1, is characterized in that: the consolidation style between described flow deflector with semiconductor element NP is for welding.
5. multilevel semiconductor thermoelectric cooling assembly according to claim 1 and 2, is characterized in that: when described multilevel semiconductor thermoelectric cooling assembly is six grades, by bottom to upper strata inner NP galvanic couple to number of the arrangement be 127,71,31,17,7 and 2 right; When described multilevel semiconductor thermoelectric cooling assembly is Pyatyi, by bottom to upper strata inner NP galvanic couple to number of the arrangement be 127,71,31,17 and 7 right; When described multilevel semiconductor thermoelectric cooling assembly is level Four, by bottom to upper strata inner NP galvanic couple to number of the arrangement be 127,71,31 and 17 right; When described multilevel semiconductor thermoelectric cooling assembly is three grades, by bottom to upper strata inner NP galvanic couple to number of the arrangement be 127,71 and 31 right; When described multilevel semiconductor thermoelectric cooling assembly is two-stage, by bottom, to upper strata, inner NP galvanic couple is 127 and 71 right to number of the arrangement.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410446526.2A CN105371522A (en) | 2014-08-29 | 2014-08-29 | Multistage semiconductor thermoelectric cooling assembly |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410446526.2A CN105371522A (en) | 2014-08-29 | 2014-08-29 | Multistage semiconductor thermoelectric cooling assembly |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN105371522A true CN105371522A (en) | 2016-03-02 |
Family
ID=55373948
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201410446526.2A Pending CN105371522A (en) | 2014-08-29 | 2014-08-29 | Multistage semiconductor thermoelectric cooling assembly |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN105371522A (en) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107351642A (en) * | 2017-07-11 | 2017-11-17 | 吉林大学 | A kind of pure electric automobile air conditioning system using multistage TEC |
| CN112242480A (en) * | 2020-09-30 | 2021-01-19 | 西南电子技术研究所（中国电子科技集团公司第十研究所） | Thermoelectric refrigeration method for chip-level electronic equipment |
| CN112630247A (en) * | 2020-12-31 | 2021-04-09 | 厦门超新芯科技有限公司 | Frozen sample platform of scanning electron microscope |
| CN114334526A (en) * | 2022-01-04 | 2022-04-12 | 新驰电气集团有限公司 | Quick breaking isolating switch |
Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN2040618U (en) * | 1988-12-20 | 1989-07-05 | 刘泰云 | Semiconductor galvanic pile cooling vacuum insulating refrigerator |
| CN2218909Y (en) * | 1994-12-15 | 1996-01-31 | 莫建荣 | Multi-stage semi-conductor refrigerating particle |
| US6300150B1 (en) * | 1997-03-31 | 2001-10-09 | Research Triangle Institute | Thin-film thermoelectric device and fabrication method of same |
| US20010052234A1 (en) * | 2000-03-21 | 2001-12-20 | Research Triangle Institute | Cascade cryogenic thermoelectric cooler for cryogenic and room temperature applications |
| JP4288927B2 (en) * | 2002-11-05 | 2009-07-01 | ヤマハ株式会社 | Multistage thermoelectric module |
| CN102214785A (en) * | 2011-05-27 | 2011-10-12 | 武汉华利泰复合半导体技术有限公司 | Horizontal multi-stage thermal parallel thermoelectric conversion pile |
| CN204043235U (en) * | 2014-08-29 | 2014-12-24 | 陈树山 | A kind of multilevel semiconductor thermoelectric cooling assembly |
-
2014
- 2014-08-29 CN CN201410446526.2A patent/CN105371522A/en active Pending
Patent Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN2040618U (en) * | 1988-12-20 | 1989-07-05 | 刘泰云 | Semiconductor galvanic pile cooling vacuum insulating refrigerator |
| CN2218909Y (en) * | 1994-12-15 | 1996-01-31 | 莫建荣 | Multi-stage semi-conductor refrigerating particle |
| US6300150B1 (en) * | 1997-03-31 | 2001-10-09 | Research Triangle Institute | Thin-film thermoelectric device and fabrication method of same |
| US20010052234A1 (en) * | 2000-03-21 | 2001-12-20 | Research Triangle Institute | Cascade cryogenic thermoelectric cooler for cryogenic and room temperature applications |
| JP4288927B2 (en) * | 2002-11-05 | 2009-07-01 | ヤマハ株式会社 | Multistage thermoelectric module |
| CN102214785A (en) * | 2011-05-27 | 2011-10-12 | 武汉华利泰复合半导体技术有限公司 | Horizontal multi-stage thermal parallel thermoelectric conversion pile |
| CN204043235U (en) * | 2014-08-29 | 2014-12-24 | 陈树山 | A kind of multilevel semiconductor thermoelectric cooling assembly |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107351642A (en) * | 2017-07-11 | 2017-11-17 | 吉林大学 | A kind of pure electric automobile air conditioning system using multistage TEC |
| CN112242480A (en) * | 2020-09-30 | 2021-01-19 | 西南电子技术研究所（中国电子科技集团公司第十研究所） | Thermoelectric refrigeration method for chip-level electronic equipment |
| CN112630247A (en) * | 2020-12-31 | 2021-04-09 | 厦门超新芯科技有限公司 | Frozen sample platform of scanning electron microscope |
| CN114334526A (en) * | 2022-01-04 | 2022-04-12 | 新驰电气集团有限公司 | Quick breaking isolating switch |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN105371522A (en) | Multistage semiconductor thermoelectric cooling assembly | |
| WO2015039022A3 (en) | Enhanced heat transport systems for cooling chambers and surfaces | |
| CN105096460B (en) | The pump type heat automatic vending machine that a kind of goods storage is separated with refrigeration heating function | |
| WO2017036283A1 (en) | Semiconductor refrigerating device for circulation cooling system | |
| CN104167399A (en) | Staggered complex micro-channel miniature heat exchanger | |
| CN103368065B (en) | A kind of encapsulating structure of solid-state laser array and method for packing thereof | |
| US20170372821A1 (en) | Magnetocaloric cascade and method for fabricating a magnetocaloric cascade | |
| CN103425211A (en) | Server and rack thereof | |
| CN203673211U (en) | Projector heat radiator | |
| CN103423915B (en) | Semiconductor flexible refrigeration band | |
| CN204043235U (en) | A kind of multilevel semiconductor thermoelectric cooling assembly | |
| US20140269797A1 (en) | System for cooling electronic components | |
| US20180261748A1 (en) | Thermoelectric heat pump cascade using multiple printed circuit boards with thermoelectric modules | |
| CN104059612B (en) | Heat conductive refrigerating medium with heat transfer with phase change | |
| US20180112928A1 (en) | Ultra-low temperature heat exchangers | |
| CN105650936A (en) | Multistage semiconductor refrigerating assembly and semiconductor refrigerating device | |
| CN105444462A (en) | Semiconductor refrigerating system | |
| CN203983257U (en) | Complicated microchannel micro heat exchanger misplaces | |
| US20130306273A1 (en) | Apparatus for the compact cooling of an array of components | |
| US20170108252A1 (en) | Heat exchanging device using thermoelectric element | |
| CN203369018U (en) | Multi-piece type water-cooling radiator structure | |
| CN201561603U (en) | Refrigeration and heating device | |
| CN102450954A (en) | Thermoelectric drinking device and thermoelectric heat pump | |
| CN205261973U (en) | Semiconductor refrigerating system | |
| CN207719188U (en) | A kind of multi-layer heat dissipation device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20160302 |
|
| WD01 | Invention patent application deemed withdrawn after publication |