CN105097721B - The forming method of encapsulating structure - Google Patents
The forming method of encapsulating structure Download PDFInfo
- Publication number
- CN105097721B CN105097721B CN201510375008.0A CN201510375008A CN105097721B CN 105097721 B CN105097721 B CN 105097721B CN 201510375008 A CN201510375008 A CN 201510375008A CN 105097721 B CN105097721 B CN 105097721B
- Authority
- CN
- China
- Prior art keywords
- chip
- connecting key
- carrier
- encapsulating structure
- layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L24/19—Manufacturing methods of high density interconnect preforms
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04105—Bonding areas formed on an encapsulation of the semiconductor or solid-state body, e.g. bonding areas on chip-scale packages
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/12105—Bump connectors formed on an encapsulation of the semiconductor or solid-state body, e.g. bumps on chip-scale packages
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/19—Manufacturing methods of high density interconnect preforms
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/20—Structure, shape, material or disposition of high density interconnect preforms
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73267—Layer and HDI connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
- H01L2224/9222—Sequential connecting processes
- H01L2224/92242—Sequential connecting processes the first connecting process involving a layer connector
- H01L2224/92244—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a build-up interconnect
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1017—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support
- H01L2225/1035—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support the device being entirely enclosed by the support, e.g. high-density interconnect [HDI]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1041—Special adaptations for top connections of the lowermost container, e.g. redistribution layer, integral interposer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1047—Details of electrical connections between containers
- H01L2225/1058—Bump or bump-like electrical connections, e.g. balls, pillars, posts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Micromachines (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
A kind of forming method of encapsulating structure, including:Carrier with chip region, the 3rd relative surface and the 4th surface is provided;The slot formed in carrier around chip region;The 3rd surface fixed chip in support core section, chip have relative first surface and second surface, and the second surface of chip includes functional areas, and the first surface of chip and the 3rd surface of carrier interfix;The fixed connecting key for including first end and the second end, the first end of connecting key and the second end expose conductor wire in slot, and the first end of connecting key is located in slot, and the second end of connecting key is flush to the functional areas surface of chip;The plastic packaging layer for surrounding chip and connecting key is formed on the 3rd surface of carrier;The 4th surface in carrier is thinned, until exposing the second end of connecting key;Wiring layer and the first soldered ball again are formed in plastic packaging layer surface.The forming method of the encapsulating structure is simple, process costs reduce, the encapsulating structure accurate size formed and diminution.
Description
Technical field
The present invention relates to technical field of manufacturing semiconductors, more particularly to a kind of forming method of encapsulating structure.
Background technology
In the prior art, chip is that the side of (Wire Bonding) is bonded by metal lead wire with the connection of external circuit
Formula realization, i.e. Wire Bonding Technology.As the feature size downsizing of chip and the integrated level of integrated circuit improve, wire bonding skill
The art no longer growth requirement of applicable technology.
In order to improve the integrated level of chip package, Stacked Die Packaging (stacked die package) technology gradually into
For the main flow of technology development.Stacked Die Packaging technology, also known as three-dimensional packaging technology, specifically stacked in same packaging body
The encapsulation technology of at least two chips.Stacked Die Packaging technology can realize the Large Copacity of semiconductor devices, multi-functional, small chi
The technical need such as very little, inexpensive, therefore laminated chips technology is flourished in recent years.
By taking the memory using stacked package technology as an example, compared to the memory for not using Stack Technology, using heap
The memory of folded encapsulation technology can possess more than twice of memory capacity.In addition, more can be effective using stacked package technology
Ground utilizes the area, USB flash disk, SD card more applied to big memory space etc. of chip.
Stacked chips encapsulation technology can be realized by multiple technologies means, such as routing technique, silicon hole
(through silicon via, abbreviation TSV) technology or plastic packaging through hole (through molding via, abbreviation TMV) skill
Art.
However, above-mentioned technological means still faces various technique limitations and cost limitation, further subtract moreover, being faced with
The problem of thin encapsulating structure thickness.
The content of the invention
The present invention solves the problems, such as to be to provide a kind of forming method of encapsulating structure, the forming method letter of the encapsulating structure
Single, process costs reduce, the encapsulating structure accurate size formed and diminution.
To solve the above problems, the present invention provides a kind of forming method of encapsulating structure, including:
Carrier is provided, the carrier has chip region, and the carrier has relative the 3rd surface and the 4th surface;
One or several slots are formed in the carrier, the slot is located at around the chip region, and described slotting
Groove top portion is located at the 3rd surface;
The 3rd surface fixed chip in the support core section, the chip have relative first surface and the second table
Face, the second surface of the chip include functional areas, and the first surface of the chip and the 3rd surface of carrier interfix;
It is fixedly connected with key in the slot, the connecting key includes conductor wire, and the connecting key includes first end and the
Two ends, the first end of the connecting key and the second end expose the conductor wire, and the first end of the connecting key is inserted positioned at described
In groove, the second end of the connecting key is flush to the functional areas surface of the chip;
Plastic packaging layer is formed on the 3rd surface of the carrier, the plastic packaging layer surrounds the chip and connecting key, the modeling
The surface of sealing exposes the second end of the connecting key and the functional areas surface of chip;
It is thinned to described on the 4th surface of carrier, until exposing the first end of the connecting key;
Wiring layer again, second end and chip of the wiring layer again with the connecting key are formed in the plastic packaging layer surface
Functional areas electrical connection;
The first soldered ball is formed in the layer surface that connects up again.
Optionally, the connecting key also includes the protective layer positioned at the conductor wire sidewall surfaces, the protective layer exposure
Go out the conductor wire at the connecting key first end and the second end.
Optionally, the forming step of the connecting key includes:Initial conduction line is provided, the initial conduction line has the 3rd
End and the 4th end;Initial protective layers are formed in the sidewall surfaces of the initial conduction line, form initial connecting key, the initial guarantor
Sheath exposes the 3rd end and the 4th end of the initial conduction line;Cut along perpendicular to the direction of the initial conduction line side wall
The initial protective layers and initial conduction line, form some sections of conductor wires and the protective layer positioned at conductor wire sidewall surfaces.
Optionally, the formation process of the initial protective layers include chemical vapor deposition method, physical gas-phase deposition,
Atom layer deposition process, spraying coating process or Shooting Technique.
Optionally, the material of the protective layer is insulating materials.
Optionally, the insulating materials is organic insulation or inorganic insulating material;The organic insulation includes
Polyvinyl chloride;The inorganic insulating material includes the one or more in silica, silicon nitride and silicon oxynitride.
Optionally, the first end size of the connecting key is identical with the second end size;The conduction of the connecting key first end
Linear dimension is identical with the conductive linear dimension at the second end.
Optionally, the connecting key first end to the second end distance be 40 microns~400 microns.
Optionally, the material of the conductor wire is copper, tungsten, aluminium, gold or silver.
Optionally, there are one or several slots in the carrier around each chip region.
Optionally, the size at the top of the slot is more than or equal to the size of the first end of the connecting key.
Optionally, the side wall of the slot is perpendicular to the 3rd surface of the carrier.
Optionally, the depth of the slot is less than the thickness of the carrier.
Optionally, thinned technique is carried out as CMP process or etching work on the 4th surface of carrier to described
Skill.
Optionally, the functional areas surface of the chip exposes pad;;The bond pad surface has projection, the projection
Top surface protrude from the second surface of the chip;The plastic packaging layer exposes the top surface of the projection, described convex
The top surface of block is the functional areas surface of the chip.
Optionally, in addition to:Before the wiring layer again is formed, in the plastic packaging layer surface the first insulating barrier of formation,
If with the conductor wire and chip functions area surface for exposing the end of connecting key second respectively in first insulating barrier
Dry first through hole;In the first through hole and the surface of insulating layer of part first forms the wiring layer again.
Optionally, in addition to:Before first soldered ball is formed, the second insulation is formed in the layer surface that connects up again
Layer, second insulating barrier is interior to have the second through hole for exposing partly again wiring layer;Described in being formed in second through hole
First soldered ball.
Optionally, in addition to:After the carrier is thinned, the is formed on the conductor wire surface of the connecting key first end
Two soldered balls.
Optionally, in addition to:Packaging body is provided, the packaging body has the 5th surface, the 5th surface of the packaging body
Expose conductive structure;Make the first surface of the chip and plastic packaging layer surface is relative with the 5th surface of the packaging body sets
Put, and second soldered ball is connected with each other with the conductive structure by welding procedure.
Compared with prior art, technical scheme has advantages below:
There is the slot around chip region in the forming method of the present invention, in the carrier, and at the top of the slot
Positioned at the surface of carrier the 3rd.The slot is used to be fixedly connected with key so that the connecting key is located at chip circumference, and the chip
It is fixed on the 3rd surface of support core section.Because the first end of the connecting key is located in the slot, therefore the connection
Contact between key and the carrier is stable, and in subsequent technique, the connecting key is not susceptible to displacement, described so as to ensure that
Relative position between connecting key and chip is accurate, be advantageous to avoid the wiring layer again and the functional areas of connecting key or chip it
Between position skew occurs, and then ensure that the electricity between the wiring layer again being subsequently formed and the connecting key and chip functions area
Stable connection.The connecting key includes conductor wire, and the first end of the connecting key and the second end expose conductor wire;Due to
After the first end of the connecting key is fixed in slot, the second end of the connecting key can be flush to the work(of the chip
Energy face, therefore, after the carrier surface forms and exposes the plastic packaging floor in chip functions area, the second end of the connecting key
The plastic packaging layer surface can be flush to so that the conductor wire can be through to the slot of carrier from the plastic packaging layer surface
It is interior, electrical connection of the chip first surface to second surface is realized with this.Because the connecting key is fixed in the slot of carrier, keep away
It the step of having exempted from subsequently to handle plastic packaging layer, can simplify the formation process of encapsulating structure.To sum up, the encapsulating structure
Forming method processing step it is simplified, process costs reduce, technology difficulty reduces, and the size of the encapsulating structure formed is more
To be accurate, be advantageous to reduce the size of encapsulating structure.
Further, the connecting key also includes the protective layer positioned at the conductor wire sidewall surfaces.The protective layer is not only
The conductor wire can be protected when connecting key is inserted in slot, additionally it is possible to increase the cross sectional dimensions of connecting key;By institute
When stating in connecting key insertion slot, the connecting key is easier to be aligned, and advantageously ensures that position of the connecting key relative to chip
Put accurate.
Further, the first end of the connecting key is identical with the size at the second end, and the side wall of the size perpendicular to
The 3rd surface of carrier ground, when the connecting key inserts the slot, be advantageous to make the fixation between the connecting key and carrier
It is more stable, it can avoid during plastic packaging layer is formed, the connecting key is subjected to displacement, so as to ensure that connecting key and core
Relative position between piece is accurate.
Brief description of the drawings
Fig. 1 is that through-silicon via structure is introduced in encapsulating structure to realize the cross-sectional view of chip chamber conducting;
Fig. 2 is that plastic packaging through-hole structure is introduced in encapsulating structure to realize the cross-sectional view of chip chamber conducting;
Fig. 3 to Figure 18 is the structural representation of the forming process of the encapsulating structure of the embodiment of the present invention.
Embodiment
As stated in the Background Art, existing stacked chips encapsulation technology faces technique limitation and cost limitation, for technology
Popularization and application cause limitation, moreover, stacked chips encapsulation technology is also faced with that encapsulating structure thickness is further being thinned
The problem of, to further improve the integrated level of chip, reduce size.
Stacked chips encapsulation technology can pass through silicon hole (through silicon via, abbreviation TSV) technology or plastic packaging
Through hole (through molding via, abbreviation TMV) technology is realized.However, either silicon hole technology or plastic packaging through hole
Technology, it is respectively provided with certain defect.
Fig. 1 is refer to, Fig. 1 is that through-silicon via structure is introduced in encapsulating structure to realize that the cross-section structure of chip chamber conducting shows
It is intended to, including:Carrier 100;The chip 101 on the surface of carrier 100 is fixed on, the chip 101 includes relative non-functional face 102
And functional surfaces 103, the non-functional face 102 of the chip 101 are in contact with the surface of carrier 100, the functional surfaces of the chip 101
103 surfaces have pad 104;Through the conductive plunger 105 of the chip 101, one end and the weldering of the conductive plunger 105
Disk 104 electrically connects;Plastic packaging layer 106 positioned at the surface of carrier 100, the plastic packaging layer 106 surround the chip 101, and institute
State plastic packaging layer 106 and expose the pad 104;Positioned at wiring layer 107 again on the surface of plastic packaging layer 106, the wiring layer again
107 electrically connect with the pad 104;Soldered ball 108 positioned at the surface of wiring layer again 107.
Wherein, the conductive plunger 105 is generally formed before cutting forms independent chip 101;The conductive plunger
105 forming step includes:Substrate is provided, the substrate has functional surfaces, and the substrate includes some chip regions;Using quarter
Etching technique forms through hole in the chip region of the substrate from the functional surfaces;Formed in the side wall and lower surface of the through hole
Insulating barrier (does not indicate);Surface of insulating layer in the through hole forms conductive plunger 105;It is relative with functional surfaces from the substrate
Surface is polished, until exposing an end position of the conductive plunger 105;After the glossing, described in cutting
Substrate, some chip regions are made to form independent chip 101.
However, it is necessary to form through hole in substrate during the conductive plunger 105 is formed, and the through hole
Depth is the thickness of chip 101 that is formed, therefore the depth of the through hole is deeper, and the depth-to-width ratio of the through hole is higher, therefore, right
Form that the etching technics requirement of the through hole is higher, and the difficulty of the etching technics is larger.Moreover, subsequently need in the through hole
Interior filling conductive material is to form conductive plunger 105, and the depth-to-width ratio of the through hole is higher, the filling difficulty of the conductive material
It is larger, it is higher for the technological requirement of formation conductive plunger 105.In addition, realize the etching technics and profundity of above-mentioned high-aspect-ratio
The wide process costs than through hole filling are higher.To sum up, because the technology difficulty of through-silicon via structure is higher, technique is complex, and
Process costs are higher, and being applied to stacked chips encapsulation for silicon hole technology causes limitation.
In order to reduce technology difficulty, a kind of plastic packaging through hole technology is had also been proposed.Fig. 2 is refer to, Fig. 2 is in encapsulating structure
Plastic packaging through-hole structure is introduced to realize the cross-sectional view of chip chamber conducting, including:Carrier 110;It is fixed on the table of carrier 110
The chip 111 in face, the chip 111 include relative non-functional face 112 and functional surfaces 113, the chip 111 it is non-functional
Face 112 is in contact with the surface of carrier 110, and the surface of functional surfaces 113 of the chip 111 has pad 114;Positioned at the carrier
The plastic packaging layer 115 on 110 surfaces, the plastic packaging layer 115 surrounds the chip 111, and the plastic packaging layer 115 exposes the pad
114;Through the conductive plunger 116 of the plastic packaging layer 115;Positioned at wiring layer 117 again on the surface of plastic packaging layer 115, it is described again
Wiring layer 117 electrically connects with the pad 114 and conductive plunger 116;Soldered ball 118 positioned at the surface of wiring layer again 117.
Wherein, the forming step of the conductive plunger 116 includes:Formed using etching technics in the plastic packaging layer 115
It is through to the through hole on the surface of carrier 110;Conductive plunger 116 is formed in the through hole.
However, because the thickness of the plastic packaging layer 115 is the thickness of the chip 111, and the through hole runs through the modeling
Sealing 115, therefore the depth of the through hole is deeper, the depth-to-width ratio of the through hole is higher;Etching technics to forming the through hole
With higher required precision, the difficulty of the etching technics is larger.Secondly as follow-up need to fill in the through hole to lead
Electric material is to form conductive plunger 116, and the depth-to-width ratio of the through hole is higher, cause to fill the difficulty of the conductive material compared with
Greatly.It is additionally, since the conductive plunger 116 to be formed at around the chip 111, therefore, it is necessary to is accurately set to described conductive slotting
116 positions relative to chip are filled in, it is therefore, higher for positioning accuracy request when forming the through hole.To sum up, though using
Plastic packaging through hole technology realizes that stacked chips encapsulate, and is still faced with that complex process, technology difficulty are higher and cost is higher
Problem.
In order to solve the above problems, the present invention provides a kind of forming method of encapsulating structure, including:Carrier is provided, it is described
Carrier has chip region, and the carrier has relative the 3rd surface and the 4th surface;In the carrier formed one or
Several slots, the slot are located at around the chip region, and are located at the 3rd surface at the top of the slot;In the load
3rd surface fixed chip of body chip region, the chip have relative a first surface and second surface, and the of the chip
Two surfaces include functional areas, and the first surface of the chip and the 3rd surface of carrier interfix;It is fixed in the slot
Connecting key, the connecting key include conductor wire, and the connecting key includes first end and the second end, the first end of the connecting key and
Second end exposes the conductor wire, and the first end of the connecting key is located in the slot, and the second end of the connecting key is neat
Put down in the functional areas surface of the chip;Plastic packaging layer is formed on the 3rd surface of the carrier, the plastic packaging layer surrounds the core
Piece and connecting key, the surface of the plastic packaging layer expose the second end of the connecting key and the functional areas surface of chip;To described
It is thinned on the 4th surface of carrier, until exposing the second end of the connecting key;Formed again in the plastic packaging layer surface
Wiring layer, the wiring layer again electrically connect with the second end of the connecting key and the functional areas of chip;In the wiring layer again
Surface forms the first soldered ball.
Wherein, there is the slot around chip region in the carrier, and be located at the table of carrier the 3rd at the top of the slot
Face.The slot is used to be fixedly connected with key so that the connecting key is located at chip circumference, and the chip is fixed on carrier chip
3rd surface in area.Because the first end of the connecting key is located in the slot, thus the connecting key and the carrier it
Between contact it is stable, in subsequent technique, the connecting key is not susceptible to displacement, so as to ensure that the connecting key and chip it
Between relative position it is accurate, be advantageous to avoid position occurs between the functional areas of wiring layer and connecting key or chip again inclined
Move, and then ensure that the electrical connection between the wiring layer again being subsequently formed and the connecting key and chip functions area is stable.Institute
Stating connecting key includes conductor wire, and the first end of the connecting key and the second end expose conductor wire;Due to by the connection
After the first end of key is fixed in slot, the second end of the connecting key can be flush to the functional surfaces of the chip, therefore,
After the carrier surface forms and exposes the plastic packaging floor in chip functions area, the second end of the connecting key can be also flush to
The plastic packaging layer surface so that the conductor wire can be through in the slot of carrier from the plastic packaging layer surface, realized with this
Chip first surface to second surface electrical connection.Because the connecting key is fixed in the slot of carrier, it is follow-up right to avoid
It the step of plastic packaging layer is handled, can simplify the formation process of encapsulating structure.To sum up, the forming method of the encapsulating structure
Processing step is simplified, process costs reduce, technology difficulty reduces, and the size of the encapsulating structure formed is more accurate, has
Beneficial to the size for reducing encapsulating structure.
It is understandable to enable the above objects, features and advantages of the present invention to become apparent, below in conjunction with the accompanying drawings to the present invention
Specific embodiment be described in detail.
Fig. 3 to Figure 18 is the structural representation of the forming process of the encapsulating structure of the embodiment of the present invention.
It refer to Fig. 3, there is provided carrier 200, the carrier 200 has chip region 201, and the carrier 200 has relatively
The 3rd surface 203 and the 4th surface 204.
The carrier 200 provides workbench for subsequent technique, for the plastic packaging layer for carrying chip He being subsequently formed.
In the present embodiment, the carrier 200 is rigid substrate, and the rigid substrate is glass substrate, semiconductor substrate
Or polymeric substrates.The rigid substrate has higher hardness, is not susceptible to deformation, supporting-core piece is enough in subsequent technique
With plastic packaging layer.In another embodiment, the carrier 200 can also be PCB substrate or metal substrate.
3rd surface 203 of the carrier 200 is used to fix with chip;The chip 200 of the carrier 200 is used to fix
The region of chip.The quantity of chip region 201 in the carrier 200 is more than or equal to 1;When the quantity of the chip region 201 is big
When 1, the region between adjacent core section 201 can be used in cutting, and make some chip regions 201 separate.
In the present embodiment, slot is subsequently formed in carrier 200, and the slot is used to be fixedly connected with key, therefore institute
Stating carrier 200 needs have sufficiently large hardness, to ensure that the connecting key described in subsequent technique will not be subjected to displacement.
Fig. 4 and Fig. 5 are refer to, Fig. 4 is cross-sectional views of the Fig. 5 along AA ' directions, is formed in the carrier 200
One or several slots 202, the slot 202 are located at around the chip region 201, and the top of the slot 202 is located at institute
State the 3rd surface 203.
The slot 202 is subsequently used for being fixedly connected key, and the connecting key is used to realizing the first surface of chip to second
The electrical connection on surface.
In the present embodiment, one or several slots are formed in the carrier 200 around each chip region 201
202.Moreover, when there is some slots 202 around a chip region 201, and the subsequent fixed chip list in the surface of carrier 200
When face has some pads, the position of some slots 202 can be mutually corresponding with some pads.In the present embodiment, at one
The surrounding of chip region 201 forms 4 slots 202.
The forming step of the slot 202 includes:Mask layer, the mask layer exposure are formed on the surface of carrier 200
The subregion gone out around chip region 201;Using the mask layer as mask, the carrier 200 is etched, in the carrier 200
Form slot 202;After the slot 202 is formed, the mask layer is removed.
In one embodiment, the mask layer is patterned photoresist layer, and the mask layer uses coating process and light
Developing process is carved to be formed.In another embodiment, the material of the mask layer is silicon nitride, silicon oxynitride, titanium nitride, tantalum nitride
With the one or more in amorphous carbon;The mask layer using patterned photoresist layer as mask etching by being formed.
The technique for etching the carrier 200 is anisotropic dry etch process.In the present embodiment, what is formed inserts
The side wall of groove 202 is perpendicular to the 3rd surface 203 of carrier 200.In other embodiments, the side wall of the slot 202 can also
The 3rd surface 203 is favoured, and the size at the top of the slot 202 is more than or equal to the connecting key first subsequently set
Hold size.
The depth of the slot 202 is less than the thickness of the carrier 200, i.e., the described non-through carrier of slot 202
200, after subsequently key is fixedly connected with the slot 202, the bottom of the slot 202 can be used in carrying the connection
Key, the connecting key is avoided to be subjected to displacement on the direction on the surface 203 of carrier 200 the 3rd.
Fig. 6 is refer to, the fixed chip 210 of the 3rd surface 203 in the chip region 201 of carrier 200, the chip 210
With relative first surface 211 and second surface 212, the second surface 212 of the chip 210 includes functional areas, the core
The first surface 211 of piece 210 interfixes with the 3rd surface 203 of carrier 200.
The first surface 211 of the chip 210 is fixed on the surface of carrier 200 by tack coat (not shown).It is described
The material of tack coat is UV glue or other cohesive materials.
In one embodiment, tack coat is adhered in the first surface 211 of the chip 210, then the tack coat is adhered to
In the 3rd surface 203 of carrier 200, to realize the bonding between chip 210 and carrier 200.And the first table of the chip 210
Face 211 does not have functional areas, i.e., the first surface 210 of described chip 210 is not exposed from electric connection structure, by chip 210 first
Surface 211 is fixed on after the surface of carrier 200, can expose the functional areas of the second surface 212 of chip 210.
In another embodiment, additionally it is possible to need to fix the correspondence position of induction chip 210 on the surface of the carrier 200
Tack coat is formed, then the first surface 211 of the induction chip 210 is adhered to the tie layer surface, makes induction chip 210
It is fixed on the surface of carrier 200.
The chip 210 can be sensor chip, logic circuit chip, storage chip etc..The table of chip 210 second
Can have transistor, passive device (such as resistance, electric capacity and inductance etc.), memory device, sensing in the functional areas in face 212
One or more of device, electric interconnection structure.
The forming step of the chip 210 includes:Substrate is provided, the substrate has some chip regions, the substrate bag
Relative first surface and second surface are included, there are functional areas in the chip region of the substrate second surface;The substrate is entered
Row cutting, is separated from each other some chip regions, forms independent chip 210.
In the present embodiment, the functional areas surface of the chip 210 exposes pad;The bond pad surface has projection
213, the top surface of the projection 213 protrudes from the second surface 212 of the chip 210, the top surface of the projection 213
The functional areas surface of i.e. described chip 210.The material of the projection 213 includes copper, gold or tin, and the projection 213 has default
Thickness.The projection 213 can be realized with the circuit in functional areas or device and electrically connected.The projection 213 is used for subsequently setting
The connecting key electrical connection put, so as to realize the electrical connection between the functional areas of chip 210 and other chips or external circuit.At this
In embodiment, the functional areas surface of the chip 210 is the top surface of the projection 213.In other embodiments, the work(
Energy area can also be sensor region, have sensor in the sensor region, and the sensor is used to obtain external environment condition
In information.
Fig. 7 is refer to, key 220 is fixedly connected with the slot 202, the connecting key 220 includes conductor wire 223, institute
Stating connecting key 220 includes the end 222 of first end 221 and second, and the end 222 of first end 221 and second of the connecting key 220 exposes
The conductor wire 223, the first end 221 of the connecting key 220 are located in the slot 202 (as shown in Figure 6), the connecting key
220 the second end 222 is flush to the functional areas surface of the chip 210.
The size at the top of the slot 202 is more than or equal to the size of the first end 221 of connecting key 220, the company
Connect key 220 and interfixed by inserting the slot 202 with the carrier 200.
In one embodiment, the top dimension of the slot 202 is more than the size of first end 221 of the connecting key 220, and
The connecting key 220 is being inserted the slot 202 by the side wall of the slot 202 perpendicular to the 3rd surface 203 of carrier 200
After interior, additionally it is possible in the fill insulant of slot 202, make the combination between the connecting key 220 and carrier 200 more firm
Gu.
In another embodiment, the top dimension of the slot 202 is equal to the chi of the first end 221 of the connecting key 220
Very little, the first end 221 of the connecting key 220 can be interfixed by tack coat and slot 202.The material of the tack coat is
Has sticking material, such as UV glue.
By forming slot 202 in the carrier 200, and key 220 is fixedly connected with the slot 202, can made
Combination between the connecting key 220 and carrier 200 is more firm, and the connecting key can be reduced in subsequent technique
220 displacement, make relative position between the connecting key 220 and chip 210 and distance more accurate with this, after can avoiding
Shift, advantageously ensure that follow-up between the continuous wiring layer again and the connecting key 220 or the projection 213 of chip 210 formed
Formed wiring layer again can between the connecting key and projection 213 electrical connection properties it is good.
In the present embodiment, the functional areas surface of the chip 210 is the top surface of the projection 213, and in slot
It is fixedly connected in 202 after the first end 221 of key 220, the surface of the second end 222 of connecting key 220 is flush to the chip 210
Functional areas surface, i.e., the surface of the second end 222 of described connecting key 220 are flush to the top surface of the projection 213.
Because the carrier 200 around a chip region 201 is interior formed with one or several slots 202, then in a core
The surrounding of piece 210 fixes one or several connecting keys 220;When the quantity of connecting key 220 around a chip 210 is more than 1, institute
The quantity for stating connecting key 220 can be consistent with the quantity of projection 213 on the surface of chip 210, and the position of the connecting key 220 and institute
The position of projection 213 for stating the surface of chip 210 is corresponding.
The end 222 of first end 221 and second of the connecting key 220 exposes conductor wire 223, by the connecting key 220
First end 221 and after being fixed in slot 202, conductor wire 223 and institute that the first end 221 of connecting key 220 exposes
Carrier 200 is stated to interfix, and the surface of conductor wire 223 that second end 222 exposes is flush to the top of the projection 213
Surface.Subsequently after plastic packaging layer surface forms wiring layer again, the wiring layer again can realize that second end 222 exposes
Conductor wire 223 and projection 213 between electrical connection so that projection 213 can realize electrical connection to the surface of carrier 200.
Because the connecting key 220 is directly fixed in slot 202, avoids and be subsequently formed plastic packaging layer and then entering
Row routing technique or the forming step for carrying out plastic packaging through-hole structure, can simplify processing step, and reduce technology difficulty, from
And cost can be reduced.Moreover, the connecting key 220 is directly fixed in slot 202 so that the connecting key 220 relative to
The position of chip 210 is more accurate, avoids during plastic packaging through-hole structure is formed, caused error during etching through hole
Problem.In addition, the second end 222 of the connecting key 220 is flush to the top surface of the projection 213, the then modeling being subsequently formed
The surface of sealing can be flush to the bond pad surface;Compared in routing technique, plastic packaging layer surface needs to be higher than chip surface
The problem of, the modeling seal coat thickness that the present embodiment is subsequently formed is relatively thin, is advantageous to the thickness of thinned formed encapsulating structure.
In the present embodiment, the distance at 221 to the second end of first end 222 of connecting key 220 is 40 microns~400 micro-
Rice;The distance at 221 to the second end of first end 222 of connecting key 220 is more than the thickness of the chip 210, the chip 210
Thickness is distance of the top surface of projection 213 to the first surface 211 of chip 210.Thus, it is possible to ensure be subsequently formed
After plastic packaging layer, the plastic packaging layer surface can flush with the top surface of pad 221, while the plastic packaging layer can expose company
Connect the second end 222 of key 220.
The material of the conductor wire 223 is conductive material, and the conductor wire 223 is used to realize chip 210 from first surface
211 to second surface 212 conducting;It is copper, tungsten, aluminium, gold or silver that the conductive material, which includes,.
In the present embodiment, the connecting key 220 also includes the protective layer 224 positioned at the sidewall surfaces of conductor wire 223,
The protective layer 224 exposes the conductor wire 223 at the first end 221 of connecting key 220 and the second end 222.
In another embodiment, the connecting key can not also include the protective layer, and only have the conductor wire.
The material of the protective layer 224 is insulating materials.The insulating materials is organic insulation or inorganic insulation material
Material;The organic insulation includes polyvinyl chloride or resin;The resin includes epoxy resin, polyimide resin, benzo
Cyclobutane resin or polybenzoxazoles resin;The inorganic insulating material includes one in silica, silicon nitride and silicon oxynitride
Kind is a variety of.
The protective layer 224 can not only be when connecting key 220 be fixed in the slot 202 of carrier 200, for protecting
The surface of the conductor wire 223 can increase the sectional dimension of the connecting key 220 from damage, so as to connect
Key 220 is more easy to be aligned when inserting in the slot 202, and the connecting key 220 for making to be fixed on the surface of carrier 200 is relative to chip 210
Position it is more accurate.
In the present embodiment, the size of first end 221 of the connecting key 220 is identical with the size of the second end 222.The connection
The size of conductor wire 223 of the first end 221 of key 220 is identical with the size of conductor wire 223 at the second end 222.Wherein, the conductor wire
223 a diameter of 30 microns~150 microns, the thickness of the protective layer 224 is 10 nanometers~10 microns;When the conductor wire 223
Material when being copper, the minimum diameter of the conductor wire 223 is 30 microns;It is described when the material of the conductor wire 223 is aluminium
The minimum diameter of conductor wire 223 is 100 microns.
In the present embodiment, the conductor wire 223 is cylinder, i.e., the section of described conductor wire 223 is circular, the company
The end 222 of first end 221 and second for connecing key 220 exposes the cylindrical both ends of conductor wire 223 respectively;The connecting key
220 first ends 221 and the size of conductor wire 223 at the second end 222 are the diameter of the cylindrical conductive line 223.
In the present embodiment, the cylindrical conductor wire 223 is from the diameter of 203 first end of connecting key, 221 to the second end 222
It is identical.
In the present embodiment, the sidewall surfaces of conductor wire 223 are also covered with protective layer 224, and the protective layer 224
Thickness is homogeneous, so as to after the Surface coating protective layer 224 of conductor wire 223, the connecting key 220 from first end 221 to
The size at the second end 222 is still identical.
In other embodiments, the size at the second end of the connecting key can also be less than the size of the first end.
The forming step of the connecting key is illustrated below with reference to accompanying drawing.
It refer to Fig. 8, there is provided initial conduction line 300, the initial conduction line 300 have the 3rd end 303 and the 4th end
304。
The initial conduction line 300 forms conductor wire 223 (as shown in Figure 7) for cutting.The initial conduction line 300
Material is conductive material;It is copper, tungsten, aluminium, gold or silver that the conductive material, which includes,.The initial conduction line 300 a diameter of 30 is micro-
Rice~150 microns.
In the present embodiment, the initial conduction line 300 is cylinder, i.e., the section of described initial conduction line 300 is circle
Shape;And size of the initial conduction line 300 from the end 304 of the 3rd end 303 to the 4th is identical, i.e., described cylindrical conductor wire
300 diameter from the end 304 of the 3rd end 303 to the 4th is identical.
Fig. 9 is refer to, initial protective layers 301 is formed in the sidewall surfaces of the initial conduction line 300, forms initial connection
Key 302, the initial protective layers 301 expose the 3rd end 303 and the 4th end 304 of the initial conduction line 300.
The material of the initial protective layers 301 is insulating materials;The insulating materials is organic insulation or inorganic exhausted
Edge material.The formation process of the initial protective layers 301 includes chemical vapor deposition method, physical gas-phase deposition, atom
Layer depositing operation, spraying coating process or Shooting Technique.
In one embodiment, when the material of the initial protective layers 301 is organic insulation, the organic insulation
Including polyvinyl chloride or resin;The resin includes epoxy resin, polyimide resin, benzocyclobutane olefine resin or polyphenyl and disliked
Azoles resin;The formation process of the initial protective layers 301 can be spraying coating process or Shooting Technique.
In another embodiment, the material of the initial protective layers 301 is inorganic insulating material, the inorganic insulating material
Including the one or more in silica, silicon nitride and silicon oxynitride;The formation process of the initial protective layers 301 being capable of chemistry
Gas-phase deposition, physical gas-phase deposition, atom layer deposition process;And the technique for forming the initial protective layers 301 needs
There is good covering power and uniformity, formed initial protective layers 301 is evenly covered on described first
The surface of beginning conductor wire 300.
Figure 10 is refer to, it is described initial along being cut perpendicular to the direction of initial conduction line 300 (as shown in Figure 9) side wall
Protective layer 301 (as shown in Figure 9) and initial conduction line 300, form some sections of conductor wires 223 and positioned at the side wall of conductor wire 223
The protective layer 224 on surface.
In the present embodiment, the sidewall surfaces of the initial conduction line 300 are around the axis B (as shown in Figure 7)
Surface, the axis B are the central shaft by the 3rd end 303 and the 4th end 304 in the initial conduction line 300;Along perpendicular to
The direction cutting of the side wall of initial conduction line 300 is along perpendicular to the axis B direction cutting initial protective layers 301 and just
Beginning conductor wire 300.
The cutting technique can be laser cutting parameter.After cutting technique, the initial protective layers 301 and just
Beginning conductor wire 300 forms some discrete connecting keys 220.
Figure 11 is refer to, forms plastic packaging layer 230 on the 3rd surface 203 of the carrier 200, the plastic packaging layer 230 surrounds
The chip 210 and connecting key 220, the surface of the plastic packaging layer 230 expose the second end 222 and the core of the connecting key 220
The functional areas surface of piece 210.
In the present embodiment, the surface of the plastic packaging layer 230 and the top table of projection 213 of the second surface 212 of chip 210
Face flushes, i.e., described plastic packaging layer 230 exposes the top surface of the projection 213.Due to the second end of the connecting key 220
222 are flush to the top surface of the projection 213, so as to make the plastic packaging layer 230 expose the of the connecting key 220
Two ends 222.Electrical connection between connecting key 220 and projection 213 subsequently can be realized by forming again wiring layer.
The surface for being additionally, since the plastic packaging layer 230 flushes with the top surface of projection 213, the thickness of the plastic packaging layer 230
, the thinner thickness of the plastic packaging layer 230 identical with the thickness of chip 210 is spent, the thickness gauge of formed encapsulating structure can be made
It is very little smaller.
In the present embodiment, the forming step of the plastic packaging layer 230 includes:Covering institute is formed on the surface of carrier 200
State the initial plastic packaging layer of the projection 213 on chip 210 and chip 210;The initial plastic packaging layer is polished, until exposure
Untill the top surface for going out the projection 213, the plastic packaging layer 230 is formed.
The plastic packaging layer 230 can be photosensitive dry film, non-photo-sensing dry film or capsulation material film.
In one embodiment, the plastic packaging layer 230 is photosensitive dry film, and the formation process of the initial plastic packaging layer is pasted for vacuum
Membrane process.
In another implementation, the material of the plastic packaging layer 230 is capsulation material, the capsulation material include epoxy resin,
It is polyimide resin, benzocyclobutane olefine resin, polybenzoxazoles resin, polybutylene terephthalate, makrolon, poly- to benzene
Naphthalate, polyethylene, polypropylene, polyolefin, polyurethane, polyolefin, polyether sulfone, polyamide, polyurethane, second
Alkene-acetate ethylene copolymer, polyvinyl alcohol or other suitable polymeric materials.
The formation process of the initial plastic packaging layer includes Shooting Technique (injection molding), turns modeling technique
(transfer molding) or silk-screen printing technique.The Shooting Technique includes:Mould is provided;Filling modeling in the mold
Closure material, the capsulation material is set to coat the chip 210 and connecting key 220;Elevated cure, shape are carried out to the capsulation material
Into plastic packaging layer 230.
In other embodiments, the material of plastic packaging layer 230 can also be other insulating materials.
Subsequently formed on the surface of plastic packaging layer 230 and electrically connected with the end 222 of connecting key 220 second and projection 213
Wiring layer again.In one embodiment, the wiring layer again can be formed directly into the surface of plastic packaging layer 230.In this implementation
In example, the first insulating barrier can be formed on the surface of plastic packaging layer 230 and then is connected up again in the formation of the first surface of insulating layer
Layer;Illustrated below with reference to accompanying drawing.
Figure 12 is refer to, is thinned to described on the 4th surface 204 of carrier 200, until exposing the connecting key
220 first end 221.
Because the first end 221 of the connecting key 220 is inserted in slot 202, and the hardness of the carrier 200 is higher, because
This described carrier 200 is not suitable for being stripped, therefore, it is necessary to be thinned from the 4th surface 204 of the carrier 200, it is sudden and violent with this
Expose the first end 221 of connecting key 220.
In the present embodiment, thinned technique is carried out as chemically mechanical polishing on the 4th surface 204 of carrier 200 to described
Technique, untill the CMP process to the surface of conductor wire 223 for being exposed first end 221.In another implementation
In example, the reduction process is etching technics, and the etching technics can be anisotropic dry etch process, isotropism
Dry etch process or wet-etching technology.
Figure 13 is refer to, the first insulating barrier 231 is formed on the surface of plastic packaging layer 230, is had in first insulating barrier 231
Have some the first of the conductor wire 223 for exposing the end 222 of connecting key 220 second respectively and the functional areas surface of chip 210
Through hole 232.
First insulating barrier 231 is used to protect the surface of plastic packaging layer 230;First in first insulating barrier 231
The wiring layer again that through hole 232 is used to enable to be subsequently formed electrically connects with conductor wire 223 and projection 213.
The forming step of first insulating barrier 231 includes:In the plastic packaging layer 230, connecting key 220 and the table of projection 213
Face forms the first dielectric film;First dielectric film is patterned, forms the first insulating barrier 231, and first insulation
There is first through hole 232 in layer 231.
In one embodiment, the material of first insulating barrier 231 is polymeric material or inorganic insulating material;It is described poly-
Compound material can be insulating resin;The inorganic insulating material can be silica, silicon nitride, one kind in silicon oxynitride or
Multiple combinations.
The technique being patterned to first dielectric film includes:Using coating process and exposure imaging technique first
Insulating film surface forms patterned photoresist layer;First dielectric film is etched with the photoresist layer.
The technique for etching first dielectric film is anisotropic dry etch process;The anisotropic dry method is carved
The etching gas of etching technique include CH4、CHF3、CH3One or more in F, bias power are more than 100 watts, and bias voltage is more than
10 volts.
In another embodiment, the material of the first insulating barrier 231 is photoresist, and the first through hole 232 uses photoetching work
Skill is formed.
Figure 14 is refer to, in the first through hole 232 (as shown in figure 13) and the surface shape of the first insulating barrier of part 231
Into wiring layer 233 again, the wiring layer again 233 and the second end 222 of the connecting key 220 and the function of chip 210
Area electrically connects.
The forming step of described wiring layer again 233 includes:In the first through hole 232 and the first insulating barrier 231
Surface forms conducting film, the full first through hole 232 of conducting film filling;Planarize the conducting film;In flatening process
Afterwards, patterned layer, the patterned layer covering part conducting film are formed on the conducting film surface;Using the patterned layer as
Mask, the conducting film is etched, untill the surface of the first insulating barrier 231 is exposed;After the conducting film is etched, remove
The patterned layer.
The material of the conducting film includes the one or more in copper, tungsten, aluminium, titanium, tantalum, titanium nitride, tantalum nitride, silver;Carve
The technique for losing the conducting film is anisotropic dry etch process or wet processing;The patterned layer can be figure
The photoresist layer of change, additionally it is possible to be patterned hard mask, the material of the hard mask is silica, silicon nitride, silicon oxynitride
In one kind or it is a variety of;The flatening process can be CMP process.
The wiring layer again 233 can be single layer structure or sandwich construction, the cloth again of the single layer structure or sandwich construction
Line layer 233 is used to realize specific circuit function.In the present embodiment, the wiring layer again 233 is single layer structure.In other realities
Apply in example, the wiring layer again can be sandwich construction, and be electrically isolated between adjacent two layers wiring layer with insulating barrier.
Figure 15 is refer to, in the second insulating barrier 234 of the surface of wiring layer again 233 formation, second insulating barrier 234
With the second through hole 235 for exposing partly again wiring layer 233.
Second insulating barrier 234 is solder mask, and second insulating barrier 234 is used for described in protective layer in wiring layer 233,
And the second through hole 235 in second insulating barrier 234 is used for the position for the first soldered ball that definition is subsequently formed.
The forming step of second insulating barrier 234 includes:Formed on the surface of 233 and first insulating barrier of wiring layer 232 again
Second dielectric film;Second dielectric film is patterned, forms the second insulating barrier 234, and in second insulating barrier 234
With second through hole 235.
In one embodiment, the material of second insulating barrier 234 is polymeric material or inorganic insulating material;It is described poly-
Compound material can be insulating resin;The inorganic insulating material can be silica, silicon nitride, one kind in silicon oxynitride or
Multiple combinations.
The technique being patterned to second dielectric film includes:Using coating process and exposure imaging technique second
Insulating film surface forms patterned photoresist layer;First dielectric film is etched with the photoresist layer.
The technique for etching second dielectric film is anisotropic dry etch process;The anisotropic dry method is carved
The etching gas of etching technique include CH4、CHF3、CH3One or more in F, bias power are more than 100 watts, and bias voltage is more than
10 volts.
In another embodiment, the material of the second insulating barrier 234 is photoresist, and second through hole 235 uses photoetching work
Skill is formed.
Figure 16 is refer to, the surface of wiring layer again 233 in second through hole 235 (with reference to figure 15) forms described first
Soldered ball 236.
The material of first soldered ball 236 includes tin.The forming step of first soldered ball 236 includes:Described second
The surface printing tin cream of wiring layer again 233 of the bottom of through hole 235, then high temperature reflux is carried out, under surface tension effects, form first
Soldered ball 236.
In another embodiment, additionally it is possible to which first the surface printing of wiring layer 233 helps weldering to the electricity in the bottom of two through hole 235 again
Agent and soldered ball particle, then high temperature reflux form the first soldered ball 236.In other embodiments, additionally it is possible in wiring layer 233 again
Upper electrotinning post, then high temperature reflux form the first soldered ball 236.
In one embodiment, between the wiring layer again 233 and first soldered ball 236, additionally it is possible to which there is gold under ball
Belong to structure (Under Ball Metal, abbreviation UBM);Metal structure can include single metal layer or multiple-layer overlapped under the ball
Metal level;The material of the single metal layer or more metal layers includes the one or more in copper, aluminium, nickel, cobalt, titanium, tantalum
Combination.
Figure 17 is refer to, after the carrier 200 is thinned, in the conductor wire 223 of the first end 221 of connecting key 220
Surface forms the second soldered ball 237.
Formed after second soldered ball 237, that is, realize the two-sided plant ball of formed encapsulating structure, the encapsulating structure
Both side surface can realize stacked package with other packaging bodies.
In another embodiment, there is tack coat between the carrier and the chip 210 and plastic packaging layer 230, formed
Before second soldered ball, additionally it is possible to peel off and remove the carrier;The carrier can be glass substrate, semiconductor substrate, gather
Polymer substrates, PCB substrate or metal substrate.After the removal carrier is peeled off, the first end 221 of the connecting key 220 is prominent
For the surface of plastic packaging layer 230 and the first surface of chip 210.Before the carrier is peeled off, it can be thinned or not subtract
The thin carrier., can be in the side wall table of connecting key 220 for protruding from the surface of plastic packaging layer 230 after the support plate is peeled off
Face and the surface of first end 221 of connecting key 220 form the second soldered ball.
The material of second soldered ball 237 includes tin.The forming step of second soldered ball 237 includes:In the connection
The surface printing tin cream of conductor wire 223 of the first end 221 of key 220, then carry out high temperature reflux, under surface tension effects, form the
Two soldered balls 237.
In another embodiment, additionally it is possible to first helped in the surface printing of conductor wire 223 of the first end 221 of connecting key 220
Solder flux and soldered ball particle, then high temperature reflux form the second soldered ball 237.In other embodiments, additionally it is possible in the connecting key 220
The electroplating surface tin post of conductor wire 223 of first end 221, then high temperature reflux form the second soldered ball 237.
In another embodiment, Figure 18 is refer to, in addition to:Packaging body 400 is provided, the packaging body 400 has the 5th
Surface 401, the 5th surface 401 of the packaging body 400 expose conductive structure 402;Make the first surface of the chip 210
211 and the surface of plastic packaging layer 230 and the 5th surface 401 of the packaging body 400 be oppositely arranged, and make described by welding procedure
Two soldered balls 237 are connected with each other with the conductive structure 402.
There is chip or semiconductor devices, and the chip or semiconductor devices and the conduction in the packaging body 400
Structure electrically connects.Because the conductive structure 402 is electrically connected by the second soldered ball 237 and connecting key 220 with chip 210, so as to
It can realize that the chip in packaging body 400 or semiconductor devices electrically connect with the chip 210, stacked chips encapsulation is formed with this
Structure, and that formed is packaging body stacked structure (Package On Package, abbreviation POP).
To sum up, there is the slot around chip region in the present embodiment, in the carrier, and be located at the top of the slot
The surface of carrier the 3rd.The slot is used to be fixedly connected with key so that the connecting key is located at chip circumference, and the chip is fixed
In the 3rd surface of support core section.Because the first end of the connecting key is located in the slot, thus the connecting key with
Contact between the carrier is stable, and in subsequent technique, the connecting key is not susceptible to displacement, so as to ensure that the connection
Relative position between key and chip is accurate, is advantageous to avoid sending out between the functional areas of wiring layer and connecting key or chip again
Raw position skew, and then ensure that the electrical connection between the wiring layer again being subsequently formed and the connecting key and chip functions area
It is stable.The connecting key includes conductor wire, and the first end of the connecting key and the second end expose conductor wire;By by institute
State connecting key first end be fixed in slot after, the second end of the connecting key can be flush to the function of the chip
Face, therefore, after the carrier surface forms and exposes the plastic packaging floor in chip functions area, the second end of the connecting key also can
Enough it is flush to the plastic packaging layer surface so that the conductor wire can be through in the slot of carrier from the plastic packaging layer surface,
Electrical connection of the chip first surface to second surface is realized with this.Because the connecting key is fixed in the slot of carrier, avoid
It the step of subsequently processing plastic packaging layer, can simplify the formation process of encapsulating structure.To sum up, the encapsulating structure
Forming method processing step is simplified, process costs reduce, technology difficulty reduces, and the size of the encapsulating structure formed is more
Accurately, be advantageous to reduce the size of encapsulating structure.
Moreover, the connecting key also includes the protective layer positioned at the conductor wire sidewall surfaces.The protective layer can not only
It is enough to protect the conductor wire when connecting key is inserted in slot, additionally it is possible to increase the cross sectional dimensions of connecting key;By described in
When in connecting key insertion slot, the connecting key is easier to be aligned, and advantageously ensures that position of the connecting key relative to chip
Accurately.
Although present disclosure is as above, the present invention is not limited to this.Any those skilled in the art, this is not being departed from
In the spirit and scope of invention, it can make various changes or modifications, therefore protection scope of the present invention should be with claim institute
The scope of restriction is defined.
Claims (19)
- A kind of 1. forming method of encapsulating structure, it is characterised in that including:Carrier is provided, the carrier has chip region, and the carrier has relative the 3rd surface and the 4th surface;One or several slots are formed in the carrier, the slot is located at around the chip region, and the slot top Portion is located at the 3rd surface;The 3rd surface fixed chip in the support core section, the chip have relative first surface and second surface, The second surface of the chip includes functional areas, and the first surface of the chip and the 3rd surface of carrier interfix;Key is fixedly connected with the slot, the connecting key includes conductor wire, and the connecting key includes first end and the second end, The first end of the connecting key and the second end expose the conductor wire, and the first end of the connecting key is located in the slot, Second end of the connecting key is flush to the functional areas surface of the chip;Plastic packaging layer is formed on the 3rd surface of the carrier, the plastic packaging layer surrounds the chip and connecting key, the plastic packaging layer Surface expose the second end of the connecting key and the functional areas surface of chip;It is thinned to described on the 4th surface of carrier, until exposing the first end of the connecting key;Wiring layer again, the wiring layer again and the second end of the connecting key and the work(of chip are formed in the plastic packaging layer surface Can area's electrical connection;The first soldered ball is formed in the layer surface that connects up again.
- 2. the forming method of encapsulating structure as claimed in claim 1, it is characterised in that the connecting key is also included positioned at described The protective layer of conductor wire sidewall surfaces, the protective layer expose the conductor wire at the connecting key first end and the second end.
- 3. the forming method of encapsulating structure as claimed in claim 2, it is characterised in that the forming step bag of the connecting key Include:Initial conduction line is provided, the initial conduction line has the 3rd end and the 4th end;In the sidewall surfaces of the initial conduction line Initial protective layers are formed, form initial connecting key, the initial protective layers expose the 3rd end and the of the initial conduction line Four ends;The initial protective layers and initial conduction line are cut along perpendicular to the direction of the initial conduction line side wall, are formed some Section conductor wire and the protective layer positioned at conductor wire sidewall surfaces.
- 4. the forming method of encapsulating structure as claimed in claim 3, it is characterised in that the formation process of the initial protective layers Including chemical vapor deposition method, physical gas-phase deposition, atom layer deposition process, spraying coating process or Shooting Technique.
- 5. the forming method of encapsulating structure as claimed in claim 2, it is characterised in that the material of the protective layer is insulation material Material.
- 6. the forming method of encapsulating structure as claimed in claim 5, it is characterised in that the insulating materials is organic insulation material Material or inorganic insulating material;The organic insulation includes polyvinyl chloride;The inorganic insulating material includes silica, nitridation One or more in silicon and silicon oxynitride.
- 7. the forming method of encapsulating structure as claimed in claim 1, it is characterised in that the first end size of the connecting key with Second end size is identical;The conductive linear dimension of the connecting key first end is identical with the conductive linear dimension at the second end.
- 8. the forming method of encapsulating structure as claimed in claim 1, it is characterised in that the connecting key first end to the second end Distance be 40 microns~400 microns.
- 9. the forming method of encapsulating structure as claimed in claim 1, it is characterised in that the material of the conductor wire be copper, tungsten, Aluminium, gold or silver.
- 10. the forming method of encapsulating structure as claimed in claim 1, it is characterised in that the load around each chip region There are one or several slots in vivo.
- 11. the forming method of encapsulating structure as claimed in claim 1, it is characterised in that the size at the top of the slot is big In or equal to the connecting key first end size.
- 12. the forming method of encapsulating structure as claimed in claim 1, it is characterised in that the side wall of the slot is perpendicular to institute State the 3rd surface of carrier.
- 13. the forming method of encapsulating structure as claimed in claim 1, it is characterised in that the depth of the slot is less than described The thickness of carrier.
- 14. the forming method of encapsulating structure as claimed in claim 1, it is characterised in that to described on the 4th surface of carrier It is CMP process or etching technics to carry out thinned technique.
- 15. the forming method of encapsulating structure as claimed in claim 1, it is characterised in that the functional areas surface of the chip is sudden and violent Exposed pad;The bond pad surface has projection, and the top surface of the projection protrudes from the second surface of the chip;It is described Plastic packaging layer exposes the top surface of the projection, and the top surface of the projection is the functional areas surface of the chip.
- 16. the forming method of encapsulating structure as claimed in claim 1, it is characterised in that also include:Connected up again described in formation Before layer, the first insulating barrier is formed in the plastic packaging layer surface, has in first insulating barrier and exposes the connection respectively The conductor wire at the end of key second and some first through hole on chip functions area surface;In the first through hole and part One surface of insulating layer forms the wiring layer again.
- 17. the forming method of encapsulating structure as claimed in claim 1, it is characterised in that also include:Forming first weldering Before ball, the second insulating barrier is formed in the layer surface that connects up again, is had in second insulating barrier and is exposed part and connect up again Second through hole of layer;First soldered ball is formed in second through hole.
- 18. the forming method of encapsulating structure as claimed in claim 1, it is characterised in that also include:The thinned carrier it Afterwards, the second soldered ball is formed on the conductor wire surface of the connecting key first end.
- 19. the forming method of encapsulating structure as claimed in claim 18, it is characterised in that also include:Packaging body is provided, it is described Packaging body has the 5th surface, and the 5th surface of the packaging body exposes conductive structure;The first surface and plastic packaging layer surface and the 5th surface of the packaging body for making the chip are oppositely arranged,And second soldered ball is set to be connected with each other with the conductive structure by welding procedure.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201510375008.0A CN105097721B (en) | 2015-06-30 | 2015-06-30 | The forming method of encapsulating structure |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201510375008.0A CN105097721B (en) | 2015-06-30 | 2015-06-30 | The forming method of encapsulating structure |
Publications (2)
Publication Number | Publication Date |
---|---|
CN105097721A CN105097721A (en) | 2015-11-25 |
CN105097721B true CN105097721B (en) | 2017-12-08 |
Family
ID=54577835
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201510375008.0A Active CN105097721B (en) | 2015-06-30 | 2015-06-30 | The forming method of encapsulating structure |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN105097721B (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN110931460A (en) * | 2019-12-30 | 2020-03-27 | 江阴长电先进封装有限公司 | Chip packaging structure and packaging method thereof |
CN115425000A (en) * | 2022-09-21 | 2022-12-02 | 苏州通富超威半导体有限公司 | Packaging structure and forming method thereof |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW200921782A (en) * | 2007-08-02 | 2009-05-16 | Ibm | Small area, robust silicon via structure and process |
CN102163561A (en) * | 2010-02-23 | 2011-08-24 | 新科金朋有限公司 | Semiconductor device and method of forming tmv and tsv in wlcsp using same carrier |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6867501B2 (en) * | 2001-11-01 | 2005-03-15 | Rohm Co., Ltd. | Semiconductor device and method for manufacturing same |
JP2008235401A (en) * | 2007-03-19 | 2008-10-02 | Spansion Llc | Semiconductor device and manufacturing method therefor |
-
2015
- 2015-06-30 CN CN201510375008.0A patent/CN105097721B/en active Active
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW200921782A (en) * | 2007-08-02 | 2009-05-16 | Ibm | Small area, robust silicon via structure and process |
CN102163561A (en) * | 2010-02-23 | 2011-08-24 | 新科金朋有限公司 | Semiconductor device and method of forming tmv and tsv in wlcsp using same carrier |
Also Published As
Publication number | Publication date |
---|---|
CN105097721A (en) | 2015-11-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TWI708344B (en) | Redistribution circuit structure, integrated fan-out package and method of fabricating redistribution circuit structure electrically connected to at least one conductor | |
CN103681613B (en) | There is the semiconductor device of discrete area | |
US8492902B2 (en) | Multi-layer TSV insulation and methods of fabricating the same | |
CN106206529B (en) | Semiconductor devices and manufacturing method | |
CN105097720B (en) | The forming method of encapsulating structure | |
US10269619B2 (en) | Wafer level chip scale packaging intermediate structure apparatus and method | |
CN105355569A (en) | Packaging method | |
CN107871718A (en) | Semiconductor package part and forming method thereof | |
US20070007641A1 (en) | Chip-embedded interposer structure and fabrication method thereof, wafer level stack structure and resultant package structure | |
TW201739008A (en) | Semiconductor device, semiconductor package and manufacturing method thereof | |
CN107393865A (en) | Semiconductor devices | |
US20120108055A1 (en) | Manufacturing process of semiconductor device and semiconductor device | |
CN104835808A (en) | Chip packaging method and chip packaging structure | |
CN105390455A (en) | Interconnect structures for wafer level package and methods of forming same | |
CN105225974A (en) | Method for packing | |
CN105374731A (en) | Packaging method | |
KR20220002040A (en) | Semiconductor devices and methods of manufacture | |
CN109427658A (en) | Mask assembly and method for manufacturing chip packaging piece | |
US10910286B2 (en) | Wafer-level system-in-package packaging method and package structure thereof | |
TWI587464B (en) | Packaging structure and manufacturing method thereof | |
US11764181B2 (en) | Semiconductor package and method for fabricating the semiconductor package | |
CN105225973A (en) | Method for packing | |
CN109786274A (en) | Semiconductor devices and its manufacturing method | |
CN105097565B (en) | The forming method of encapsulating structure | |
CN105097728B (en) | Encapsulating structure |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
CB02 | Change of applicant information |
Address after: Jiangsu province Nantong City Chongchuan road 226006 No. 288 Applicant after: Tongfu Microelectronics Co., Ltd. Address before: 226006 Jiangsu Province, Nantong City Chongchuan District Chongchuan Road No. 288 Applicant before: Fujitsu Microelectronics Co., Ltd., Nantong |
|
CB02 | Change of applicant information | ||
GR01 | Patent grant | ||
GR01 | Patent grant |