CN105070681B - A kind of gallium arsenide substrate mHEMT active area electric isolation method - Google Patents

A kind of gallium arsenide substrate mHEMT active area electric isolation method Download PDF

Info

Publication number
CN105070681B
CN105070681B CN201510522304.9A CN201510522304A CN105070681B CN 105070681 B CN105070681 B CN 105070681B CN 201510522304 A CN201510522304 A CN 201510522304A CN 105070681 B CN105070681 B CN 105070681B
Authority
CN
China
Prior art keywords
sample
active area
electric isolation
gallium arsenide
mhemt
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201510522304.9A
Other languages
Chinese (zh)
Other versions
CN105070681A (en
Inventor
李海鸥
吉宪
李琦
高喜
首照宇
肖功利
黄伟
丁志华
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Guilin University of Electronic Technology
Original Assignee
Guilin University of Electronic Technology
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Guilin University of Electronic Technology filed Critical Guilin University of Electronic Technology
Priority to CN201510522304.9A priority Critical patent/CN105070681B/en
Publication of CN105070681A publication Critical patent/CN105070681A/en
Application granted granted Critical
Publication of CN105070681B publication Critical patent/CN105070681B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/7605Making of isolation regions between components between components manufactured in an active substrate comprising AIII BV compounds
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26Bombardment with radiation
    • H01L21/263Bombardment with radiation with high-energy radiation
    • H01L21/265Bombardment with radiation with high-energy radiation producing ion implantation
    • H01L21/2654Bombardment with radiation with high-energy radiation producing ion implantation in AIIIBV compounds
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/30604Chemical etching
    • H01L21/30612Etching of AIIIBV compounds
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/778Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface

Abstract

The present invention discloses a kind of gallium arsenide substrate mHEMT active area electric isolation method, for the active area electric isolation for becoming component high electron mobility transistor, propose wet etching and partition method that ion implanting combines, surface heavily doped layer is removed first, ion implanting isolation is carried out again, the injection effect of ion implanting is effectively increased, and then improves the isolation effect between active area;Under equal conditions, the partition method that ion implanting and mesa etch combine, have the characteristics that electric isolation effect is good, processing compatibility is strong, on subsequent technique influence it is smaller, there is good repeatability and be easy to implement, and the drawbacks of individually using mesa etch and ion implanting is efficiently avoided, there is good use value to semiconductor fabrication process.

Description

A kind of gallium arsenide substrate mHEMT active area electric isolation method
Technical field
The present invention relates to technical field of manufacturing semiconductors, and in particular to a kind of gallium arsenide substrate mHEMT (change high electronics of component Mobility transistor) active area electric isolation method.
Background technique
During semiconductor fabrication process, the Major Technology packet of compound semiconductor device active area electric isolation It includes: mesa etch isolation and injection isolation.
It is many not beneficial that mesa etch method realizes that electric isolation has, such as deep-submicron grizzly bar is in the corruption across several hundred nanometers It is easy to appear broken strip when losing step and influences yield rate;Secondly, the active region mesa for corroding out be easy to cause and passes through platform in grizzly bar It is contacted when the wall of surface side with conducting channel, causes grid leakage current to increase, the decline of grid breakdown voltage;Third, it is exposed in mesa side walls Hetero-junctions section be easy to be corroded in technique preparation process, stain, also having a certain amount of exhaust in passivating film covering This is also usually problem during semiconductor preparing process.
Relative to mesa etch, ion implanting is preferably to select, because it maintains the planar structure of device, this is advantageous In device manufacture and chip technology processing.And ion implanting avoids the leakage of mesa sides grid, it is thus eliminated that grid leak Problem.And a large amount of theory analysis and experimental result all show to realize gallium arsenide substrate only with ion injection method The ideal isolation of InGaAs/InAlAs mHEMT is had any problem, this is because the InGaAs band gap of Lattice Matching is only 0.74eV, intrinsic resistivity very little, and with the raising of In component, InGaAs channel will be further narrow as, intrinsic resistance It is smaller;On the other hand, the ion of activation forms shallow donor's energy level in the material and also results in isolation performance variation;Third, injection Main ion profiles substantially follow Gaussian Profile rule, and the peak value of concentration necessarily will affect very thin highly doped not on surface InGaAs cap layers note people's insulation resistance.
Summary of the invention
The present invention for individually using mesa etch be isolated and inject isolation method carry out active area of semiconductor device electricity every From existing drawback, a kind of gallium arsenide substrate mHEMT active area electric isolation method is provided, wet etching and ion are used Injection combines, and realizes good active area isolation effect.
To solve the above problems, the present invention is achieved by the following technical solutions:
A kind of gallium arsenide substrate mHEMT active area electric isolation method, includes the following steps:
Step 1, organic washing and inorganic cleaning are carried out to sample, to ensure sample clean cleaning;Sample is GaAs lining The epitaxial material system of the change component multilayered structure grown on bottom, and the top layer of the epitaxial material system is cap layers;
Step 2, the active area of spin coating photoetching protection sample, and firmly treatment is carried out so as to subsequent to the sample after photoetching Isolation technology;
Step 3, wet etching, the groove for removing the cap layers of sample, and being formed with conducive to ion implanting are carried out to sample;
Step 4, ion is injected into sample by removal cap layers region, forms the electric isolation of active area;
Step 5, the photoetching of ohmic metal growth is carried out to sample, and utilizes electron beam evaporation platform evaporated devices on sample Ohmic metal.
In above-mentioned steps 1, the cap layers include In0.53Ga0.47As cap layers and In0.65Ga0.35As cap layers, wherein In0.53Ga0.47As cap layers and n0.65Ga0.35As cap layers institute doping is Si.
In above-mentioned steps 1, the process of organic washing is carried out to sample specifically: first sample is statically placed in acetone soln and is soaked Bubble, to remove the organic pollutant of sample surfaces;Sample is statically placed in aqueous isopropanol again, removes third on sample surfaces Ketone;It is rinsed, and is dried with nitrogen with deionized water afterwards;The process of inorganic cleaning is carried out to sample specifically: first with ammonium hydroxide and go from The mixed solution of sub- water impregnates sample, then is rinsed with deionized water, and be dried with nitrogen.
In above-mentioned steps 3, the cap layers of citric acid and hydrogen peroxide mixed solution erosion removal sample surfaces are utilized.
In above-mentioned steps 4, the injection of boron ion needs to calculate actual ions injection institute using ion implanting simulation software The energy needed, and it is used to instruct the energy and dosage of actual ion implanting, to reduce the process costs of device.
In above-mentioned steps 5, Ni, AuGe, Ni and Au are successively evaporated using electron beam evaporation platform from bottom to top, to form source Leak metal ohmic contact electrode.
In above-mentioned steps 2 and 5, the process of photoetching specifically: photoresist is first uniformly applied to the surface of sample, then benefit Sample is exposed with deep-UV lithography machine, is developed afterwards using developer solution to the sample after exposure, then use deionized water Fixing, and be dried with nitrogen.
In above-mentioned steps 2 and step 5, require to carry out sample the pre- of sample surfaces painting adhesive before each photoetching Treatment process, to enhance the adhesiveness of photoresist and sample surfaces, to improve the success rate of sample photoetching.
It after above-mentioned steps 5, still further comprises, step 6, using probe station and with semiconductor test analyzer to sample On the electric isolation effects of adjacent devices tested, and verify the process of the active area isolation effect.
Compared with prior art, the present invention has a characteristic that
1, for the active area electric isolation for becoming component high electron mobility transistor, wet etching and ion note are proposed Enter the partition method combined, i.e., removes sample surfaces heavily doped layer first with wet etching, then formed by ion implanting The method of isolation.Surface heavily doped layer is removed first, then carries out ion implanting isolation, effectively increases the injection effect of ion implanting Fruit, and then improve the isolation effect between active area;
2, under equal conditions, the partition method that ion implanting and mesa etch combine, good with electric isolation effect, Processing compatibility is strong, on subsequent technique influence it is smaller, have the characteristics that good repeated and be easy to implement, and be effectively prevented from It is independent using mesa etch and ion implanting the drawbacks of, to semiconductor fabrication process have good use value.
Detailed description of the invention
Fig. 1-Fig. 5 is a kind of preparation flow schematic diagram of gallium arsenide substrate mHEMT active area electric isolation method.
Fig. 6 is the I-V curve figure using sample adjacent devices active area electric isolation prepared by the present invention.
Specific embodiment
A kind of gallium arsenide substrate mHEMT active area electric isolation method includes the following steps: as Figure 1-Figure 5
Step 1: the cleaning of device extension sample.
Sample is cleaned, wherein sample is the epitaxial material body of the change component multilayered structure grown in gallium arsenide substrate System, and the epitaxial material system includes cap layers, barrier layer, channel layer and buffer layer etc., wherein cap layers are located at top layer.Cap layers are Doping concentration is higher, is conducive to the heavily doped layer that Ohmic contact is formed with metal.In the present invention, the cap layers are 5nm's In0.53Ga0.47As layers and 20nm of In0.65Ga0.35As layers, institute's doping is Si (silicon), and concentration is 10E+19cm-3.GaAs The change component multilayered structure epitaxial material system sample grown on substrate can be grown by MBE (molecular beam epitaxy) to be obtained.It is first First, it is organically cleaned: sample being statically placed in acetone soln and is impregnated 5 minutes, to remove the organic contamination of sample surfaces Object;Sample is statically placed in aqueous isopropanol 5 minutes, the acetone on sample surfaces is removed;It is rinsed 6 times with deionized water, nitrogen Drying.Secondly, carrying out inorganic cleaning: the ammonium hydroxide using 25%: deionized water=1:10 impregnates sample 2 minutes, deionized water It rinses 6 times, is dried with nitrogen.Finally ensure sample clean cleaning.
Step 2: active area electric isolation photoetching.Referring to Fig. 1.
Before table top is protected in spin coating photoetching, HMDS (hexamethyldisilazane) surface preparation first is carried out to sample, so as to Enhance the adhesiveness of photoresist and sample surfaces.Even photoresist AZ5214, revolving speed is 4000 revolutions per seconds, the time is 30 seconds.Front baking, Temperature is 95 DEG C, the time is 90 seconds.It is exposed 6.5 seconds using MA6 deep-UV lithography machine.Using JZX3038 developing liquid developing 45 seconds, Deionized water fixing, is dried with nitrogen.Using 110 DEG C of hot plate, it is used for post bake within 3 minutes.
Step 3: the heavily doped layer of wet etching removal sample surfaces.Referring to fig. 2.
Heavily doped layer using citric acid and hydrogen peroxide mixed solution erosion removal device epitaxial layers material surface is In0.53Ga0.47As cap layers and In0.65Ga0.35As cap layers.That is: C is utilized6H8O7:H2O2=1:1 corrodes corrosion In0.53Ga0.47As Cap layers and In0.65Ga0.35As cap layers, etching time are 45 seconds 1 minute.
Step 4: ion implanting is carried out to sample.Referring to Fig. 3.
Simulation calculating is carried out first with ion implanting simulation software SRIM, energy needed for calculating actual ions injection Amount, and it is used to instruct the energy and dosage of actual ion implanting.By calculating simulation repeatedly, for material system of the invention System, final we use ion implantation apparatus, select boron ion, Implantation Energy 20Kev, implantation dosage 2.0E+14cm-2, with High resistant isolation is formed to channel portion.
Step 6: device ohmic metal.Referring to fig. 4 with 5.
Firstly, carrying out the photoetching of Ohmic contact to the active isolated area of formation.HMDS surface preparation is carried out to sample, with Just enhance the adhesiveness of photoresist and sample surfaces.Even photoresist AZ5214, revolving speed is 4000 revolutions per seconds, the time is 30 seconds.It uses The photoresist of dust-free cotton bud removal sample edge part.Front baking, temperature is 95 DEG C, the time is 90 seconds.Utilize MA6 deep-UV lithography Machine exposes 1.9 seconds.Reversion baking is carried out to sample, temperature is 110 DEG C, the time is 90 seconds.Sample is carried out pan-exposure 42 seconds.It uses JXZ3038 developing liquid developing 50 seconds.Deionized water fixing.It is dried with nitrogen.Using electron beam evaporation platform successively evaporate Ni (5nm)/ AuGe (100nm)/Ni (20nm)/Au (100nm), to form source and drain metal and gate electrode, i.e., source, leakage metal by 5nm Ni, The Au of the Ni and 100nm of AuGe, 20nm of 100nm are formed by stacking from bottom to top, do not need to anneal, and form Ohmic contact, are utilized The source-drain contact resistance of TLM test is 0.1 Ω mm, and ohmic contact resistance is 1.3E-6 Ω cm2
Step 5: the isolation effect test of active area electric isolation.
Using probe station Cascade150 and semiconductor test analyzer Agilent B1505A, carry out between adjacent devices Electric isolation effect.Spacing between adjacent devices is 17 μm, is added in Ohmic contact contact electrode (pad) of adjacent devices Upper voltage tests size of current between them, the as isolation effect under active area.Fig. 6 is the adjacent devices isolation on sample The test I-V curve of effect.

Claims (9)

1. a kind of gallium arsenide substrate mHEMT active area electric isolation method, characterized by the following steps:
Step 1, organic washing and inorganic cleaning are carried out to sample, to ensure sample clean cleaning;Sample is in gallium arsenide substrate The epitaxial material system of the change component multilayered structure of growth, and the top layer of the epitaxial material system is cap layers;
Step 2, the active area of spin coating photoetching protection sample, and firmly treatment is carried out so as to subsequent isolation to the sample after photoetching Technique;
Step 3, wet etching, the groove for removing the cap layers of sample, and being formed with conducive to ion implanting are carried out to sample;
Step 4, ion is injected into sample by removal cap layers region, to form high resistant isolation to channel portion, is formed active The electric isolation in area;
Step 5, the photoetching of ohmic metal growth is carried out to sample, and utilizes electron beam evaporation platform evaporated devices ohm on sample Metal.
2. a kind of gallium arsenide substrate mHEMT active area electric isolation method according to claim 1, it is characterised in that: step In rapid 1, the cap layers include In0.53Ga0.47As cap layers and In0.65Ga0.35As cap layers, wherein In0.53Ga0.47As cap layers and n0.65Ga0.35As cap layers institute doping is Si.
3. a kind of gallium arsenide substrate mHEMT active area electric isolation method according to claim 1, it is characterised in that: step In rapid 1,
The process of organic washing is carried out to sample specifically: first sample is statically placed in acetone soln and is impregnated, to remove sample The organic pollutant on surface;Sample is statically placed in aqueous isopropanol again, removes the acetone on sample surfaces;After use deionized water It rinses, and is dried with nitrogen;
The process of inorganic cleaning is carried out to sample specifically: first impregnate sample with ammonium hydroxide and the mixed solution of deionized water, then use Deionized water is rinsed, and is dried with nitrogen.
4. a kind of gallium arsenide substrate mHEMT active area electric isolation method according to claim 1, it is characterised in that: step In rapid 3, the cap layers of citric acid and hydrogen peroxide mixed solution erosion removal sample surfaces are utilized.
5. a kind of gallium arsenide substrate mHEMT active area electric isolation method according to claim 1, it is characterised in that: step In rapid 4, energy needed for the injection of ion needs to calculate actual ions injection using ion implanting simulation software, and be used to refer to The energy and dosage of actual ion implanting are led, to reduce the process costs of device.
6. a kind of gallium arsenide substrate mHEMT active area electric isolation method according to claim 1, it is characterised in that: step In rapid 5, Ni, AuGe, Ni and Au are successively evaporated using electron beam evaporation platform from bottom to top, to form source and drain metal ohmic contact Electrode.
7. a kind of gallium arsenide substrate mHEMT active area electric isolation method according to claim 1, it is characterised in that: step In rapid 2 and 5, the process of photoetching specifically: photoresist is first uniformly applied to the surface of sample, recycles deep-UV lithography machine Sample is exposed, is developed afterwards using developer solution to the sample after exposure, then be fixed with deionized water, and nitrogen is blown It is dry.
8. a kind of gallium arsenide substrate mHEMT active area electric isolation method according to claim 1 or claim 7, it is characterised in that: In step 2 and step 5, require to carry out the preprocessing process that sample surfaces apply adhesive to sample before each photoetching, with The adhesiveness for enhancing photoresist and sample surfaces, to improve the success rate of sample photoetching.
9. a kind of gallium arsenide substrate mHEMT active area electric isolation method according to claim 1, it is characterised in that: It after step 5, still further comprises, step 6, using probe station and with semiconductor test analyzer to the adjacent devices on sample Electric isolation effect tested, and verify the process of the active area isolation effect.
CN201510522304.9A 2015-08-24 2015-08-24 A kind of gallium arsenide substrate mHEMT active area electric isolation method Active CN105070681B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201510522304.9A CN105070681B (en) 2015-08-24 2015-08-24 A kind of gallium arsenide substrate mHEMT active area electric isolation method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201510522304.9A CN105070681B (en) 2015-08-24 2015-08-24 A kind of gallium arsenide substrate mHEMT active area electric isolation method

Publications (2)

Publication Number Publication Date
CN105070681A CN105070681A (en) 2015-11-18
CN105070681B true CN105070681B (en) 2019-02-12

Family

ID=54500017

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201510522304.9A Active CN105070681B (en) 2015-08-24 2015-08-24 A kind of gallium arsenide substrate mHEMT active area electric isolation method

Country Status (1)

Country Link
CN (1) CN105070681B (en)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106257686A (en) * 2016-04-07 2016-12-28 苏州能讯高能半导体有限公司 Semiconductor device and manufacture method thereof
CN108281352A (en) * 2018-01-26 2018-07-13 成都海威华芯科技有限公司 A kind of device isolation method applied to gallium nitride transistor
CN112557496B (en) * 2020-11-20 2024-03-15 安徽中飞科技有限公司 Preparation method and application of needle-shaped sample for glow discharge mass spectrum detection
CN113363254A (en) * 2021-06-02 2021-09-07 厦门市三安集成电路有限公司 Semiconductor device and preparation method thereof
CN113363255B (en) * 2021-06-02 2024-02-27 厦门市三安集成电路有限公司 Semiconductor device and preparation method thereof

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1326229A (en) * 2000-05-31 2001-12-12 中国科学院半导体研究所 Transistor with high electron mobility and its preparing process

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005039169A (en) * 2003-06-30 2005-02-10 Matsushita Electric Ind Co Ltd Hetero-junction bipolar transistor and manufacturing method thereof
JP4524298B2 (en) * 2007-06-04 2010-08-11 パナソニック株式会社 Manufacturing method of semiconductor device
CN104637941B (en) * 2015-02-04 2017-05-10 桂林电子科技大学 Composite channel MHEMT (Metamorphic High Electron Mobility Transistor) microwave oscillator and preparation method thereof

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1326229A (en) * 2000-05-31 2001-12-12 中国科学院半导体研究所 Transistor with high electron mobility and its preparing process

Also Published As

Publication number Publication date
CN105070681A (en) 2015-11-18

Similar Documents

Publication Publication Date Title
CN105070681B (en) A kind of gallium arsenide substrate mHEMT active area electric isolation method
JP5056753B2 (en) Method for manufacturing compound semiconductor device and etching solution
Carter et al. Al2O3 growth on (100) In0. 53Ga0. 47As initiated by cyclic trimethylaluminum and hydrogen plasma exposures
US9236443B2 (en) High electron mobility transistors having improved reliability
CN104637941B (en) Composite channel MHEMT (Metamorphic High Electron Mobility Transistor) microwave oscillator and preparation method thereof
CN106972056B (en) Anti- proton irradiation InP-base HEMT device and its processing method based on BCB passivation
US11456387B2 (en) Normally-off gallium oxide field-effect transistor structure and preparation method therefor
CN104393047B (en) 4H SiC metal-semiconductor field effect transistors with ladder disign Rotating fields
CN107393959A (en) GaN hyperfrequencies device and preparation method based on sag
CN108110054A (en) A kind of GaN base HEMT device and preparation method thereof
CN104037218B (en) A kind of high-performance AlGaN/GaN HEMT high-voltage device structure based on polarity effect and manufacture method
CN111403482B (en) Proton irradiation resisting InP-based HEMT device based on aluminum nitride/silicon nitride stacked structure and BCB bridge
CN104282764B (en) 4H SiC metal-semiconductor field effect transistors and preparation method with domatic grid
CN104659082A (en) AlGaN/GaN HEMT device with vertical structure and method for manufacturing device
CN104681618B (en) A kind of 4H SiC metal-semiconductor field effect transistors with dual recess cushion
CN110164976A (en) Strain type gallium oxide MOSFET element structure and preparation method
Endoh et al. Fabrication technology and device performance of sub-50-nm-gate InP-based high electron mobility transistors
CN104716189A (en) Gallium-antimonide-based semiconductor device provided with interface passivation layer and preparation method thereof
CN103928311A (en) Ohmic contact electrode manufacturing method of HEMT device
CN104037215B (en) Reinforced AlGaN/GaN MISHEMT element structure based on polymer and manufacturing method thereof
CN105990235B (en) The forming method of semiconductor devices
CN110085668A (en) Semiconductor quantum chip and preparation method thereof
CN106549049B (en) A kind of method that electrochemical etching p-type nitride realizes enhanced HEMT
CN108598154A (en) A kind of enhancement type gallium nitride transistor and preparation method thereof
CN104882483B (en) Field-effect transistor with Γ grid and recess buffer layer and preparation method thereof

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant