CN105009074B - 消除指令处理电路中的冗余同步屏障和相关处理器系统、方法以及计算机可读媒体 - Google Patents

消除指令处理电路中的冗余同步屏障和相关处理器系统、方法以及计算机可读媒体 Download PDF

Info

Publication number
CN105009074B
CN105009074B CN201480011469.3A CN201480011469A CN105009074B CN 105009074 B CN105009074 B CN 105009074B CN 201480011469 A CN201480011469 A CN 201480011469A CN 105009074 B CN105009074 B CN 105009074B
Authority
CN
China
Prior art keywords
instruction
synchronous event
stream
synchronous
next instruction
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN201480011469.3A
Other languages
English (en)
Chinese (zh)
Other versions
CN105009074A (zh
Inventor
梅林达·J·布朗
詹姆斯·诺里斯·迪芬德尔费尔
迈克尔·斯科特·麦基尔文
布莱恩·迈克尔·斯坦普尔
达朗·尤金·施特雷特
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Qualcomm Inc
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Publication of CN105009074A publication Critical patent/CN105009074A/zh
Application granted granted Critical
Publication of CN105009074B publication Critical patent/CN105009074B/zh
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30076—Arrangements for executing specific machine instructions to perform miscellaneous control operations, e.g. NOP
    • G06F9/30087—Synchronisation or serialisation instructions

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Executing Machine-Instructions (AREA)
  • Multi Processors (AREA)
CN201480011469.3A 2013-03-14 2014-03-10 消除指令处理电路中的冗余同步屏障和相关处理器系统、方法以及计算机可读媒体 Expired - Fee Related CN105009074B (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US13/829,315 2013-03-14
US13/829,315 US20140281429A1 (en) 2013-03-14 2013-03-14 Eliminating redundant synchronization barriers in instruction processing circuits, and related processor systems, methods, and computer-readable media
PCT/US2014/022457 WO2014159195A1 (en) 2013-03-14 2014-03-10 Eliminating redundant synchronization barriers in instruction processing circuits, and related processor systems, methods, and computer-readable media

Publications (2)

Publication Number Publication Date
CN105009074A CN105009074A (zh) 2015-10-28
CN105009074B true CN105009074B (zh) 2018-12-07

Family

ID=50543653

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201480011469.3A Expired - Fee Related CN105009074B (zh) 2013-03-14 2014-03-10 消除指令处理电路中的冗余同步屏障和相关处理器系统、方法以及计算机可读媒体

Country Status (6)

Country Link
US (1) US20140281429A1 (enExample)
EP (1) EP2972787B1 (enExample)
JP (1) JP2016515262A (enExample)
KR (1) KR20150129316A (enExample)
CN (1) CN105009074B (enExample)
WO (1) WO2014159195A1 (enExample)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9146741B2 (en) 2012-04-26 2015-09-29 Qualcomm Incorporated Eliminating redundant masking operations instruction processing circuits, and related processor systems, methods, and computer-readable media
US9304940B2 (en) * 2013-03-15 2016-04-05 Intel Corporation Processors, methods, and systems to relax synchronization of accesses to shared memory
US10061531B2 (en) 2015-01-29 2018-08-28 Knuedge Incorporated Uniform system wide addressing for a computing system
US20160224398A1 (en) * 2015-01-29 2016-08-04 Intellisis Corporation Synchronization in a Multi-Processor Computing System
US9552327B2 (en) 2015-01-29 2017-01-24 Knuedge Incorporated Memory controller for a network on a chip device
US10027583B2 (en) 2016-03-22 2018-07-17 Knuedge Incorporated Chained packet sequences in a network on a chip architecture
US10346049B2 (en) 2016-04-29 2019-07-09 Friday Harbor Llc Distributed contiguous reads in a network on a chip architecture
US10108345B2 (en) * 2016-11-02 2018-10-23 Samsung Electronics Co., Ltd. Victim stream selection algorithms in the multi-stream scheme
US10437593B2 (en) * 2017-04-27 2019-10-08 Nvidia Corporation Techniques for comprehensively synchronizing execution threads
US11249766B1 (en) 2020-09-14 2022-02-15 Apple Inc. Coprocessor synchronizing instruction suppression
US11550649B2 (en) * 2021-03-17 2023-01-10 Qualcomm Incorporated System-on-chip timer failure detection and recovery using independent redundant timers
US11656796B2 (en) * 2021-03-31 2023-05-23 Advanced Micro Devices, Inc. Adaptive memory consistency in disaggregated datacenters
US12229561B1 (en) 2022-09-16 2025-02-18 Apple Inc. Processing of data synchronization barrier instructions
US12045615B1 (en) * 2022-09-16 2024-07-23 Apple Inc. Processing of synchronization barrier instructions

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040068597A1 (en) * 2002-09-19 2004-04-08 Kulick S. Steven Method and apparatus to resolve instruction starvation
US7100021B1 (en) * 2001-10-16 2006-08-29 Cisco Technology, Inc. Barrier synchronization mechanism for processors of a systolic array
US20110145512A1 (en) * 2009-12-15 2011-06-16 Ali-Reza Adl-Tabatabai Mechanisms To Accelerate Transactions Using Buffered Stores

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5430740A (en) * 1992-01-21 1995-07-04 Nokia Mobile Phones, Ltd. Indication of data blocks in a frame received by a mobile phone
JP3532037B2 (ja) * 1996-07-31 2004-05-31 富士通株式会社 並列計算機
JPH11259437A (ja) * 1998-03-12 1999-09-24 Hitachi Ltd 不要バリア命令の削減方式
GB2392742B (en) * 2002-09-04 2005-10-19 Advanced Risc Mach Ltd Synchronisation between pipelines in a data processing apparatus
JP3896087B2 (ja) * 2003-01-28 2007-03-22 松下電器産業株式会社 コンパイラ装置およびコンパイル方法
US7278014B2 (en) * 2004-12-02 2007-10-02 International Business Machines Corporation System and method for simulating hardware interrupts
US7984202B2 (en) * 2007-06-01 2011-07-19 Qualcomm Incorporated Device directed memory barriers
US20090073101A1 (en) * 2007-09-19 2009-03-19 Herz William S Software driven display restore mechanism
US8402218B2 (en) * 2009-12-15 2013-03-19 Microsoft Corporation Efficient garbage collection and exception handling in a hardware accelerated transactional memory system
GB2478328B (en) * 2010-03-03 2015-07-01 Advanced Risc Mach Ltd Method, apparatus and trace module for generating timestamps

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7100021B1 (en) * 2001-10-16 2006-08-29 Cisco Technology, Inc. Barrier synchronization mechanism for processors of a systolic array
US20040068597A1 (en) * 2002-09-19 2004-04-08 Kulick S. Steven Method and apparatus to resolve instruction starvation
US20110145512A1 (en) * 2009-12-15 2011-06-16 Ali-Reza Adl-Tabatabai Mechanisms To Accelerate Transactions Using Buffered Stores

Also Published As

Publication number Publication date
EP2972787B1 (en) 2018-11-14
US20140281429A1 (en) 2014-09-18
CN105009074A (zh) 2015-10-28
JP2016515262A (ja) 2016-05-26
EP2972787A1 (en) 2016-01-20
KR20150129316A (ko) 2015-11-19
WO2014159195A1 (en) 2014-10-02

Similar Documents

Publication Publication Date Title
CN105009074B (zh) 消除指令处理电路中的冗余同步屏障和相关处理器系统、方法以及计算机可读媒体
US9477476B2 (en) Fusing immediate value, write-based instructions in instruction processing circuits, and related processor systems, methods, and computer-readable media
KR101643675B1 (ko) 명령 프로세싱 회로들, 및 관련 프로세서 시스템들, 방법들 및 컴퓨터―판독 가능 매체들에서 반대 컨디션들을 갖는 조건부 기록 명령들의 융합
US10255074B2 (en) Selective flushing of instructions in an instruction pipeline in a processor back to an execution-resolved target address, in response to a precise interrupt
US20160055003A1 (en) Branch prediction using least-recently-used (lru)-class linked list branch predictors, and related circuits, methods, and computer-readable media
EP3335112A1 (en) Storing narrow produced values for instruction operands directly in a register map in an out-of-order processor
US20170177366A1 (en) Selective storing of previously decoded instructions of frequently-called instruction sequences in an instruction sequence buffer to be executed by a processor
WO2011031355A1 (en) Cache prefill on thread migration
US20140047221A1 (en) Fusing flag-producing and flag-consuming instructions in instruction processing circuits, and related processor systems, methods, and computer-readable media
CN109716293A (zh) 在基于处理器的系统中使用融合处理器核心执行分布式分支预测
EP2856304B1 (en) Issuing instructions to execution pipelines based on register-associated preferences, and related instruction processing circuits, processor systems, methods, and computer-readable media
US9158696B2 (en) Hiding instruction cache miss latency by running tag lookups ahead of the instruction accesses
US20130290683A1 (en) Eliminating Redundant Masking Operations Instruction Processing Circuits, And Related Processor Systems, Methods, And Computer-Readable Media
CN106104466B (zh) 在超越控制分支预测器中的推测历史转递以及相关电路、方法和计算机可读媒体
US20160291981A1 (en) Removing invalid literal load values, and related circuits, methods, and computer-readable media
WO2014206222A1 (zh) 分支目标地址获取方法和装置
US20240385841A1 (en) Fetching beyond predicted-taken branch instructions in fetch bundles of processor-based devices
WO2024238458A1 (en) Fetching beyond predicted-taken branch instructions in fetch bundles of processor-based devices
US20160092232A1 (en) Propagating constant values using a computed constants table, and related apparatuses and methods

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20181207

Termination date: 20210310