CN104820648A - Agent-based synthetic aperture radar inertial navigation data input method and inertial navigation data input agent module - Google Patents
Agent-based synthetic aperture radar inertial navigation data input method and inertial navigation data input agent module Download PDFInfo
- Publication number
- CN104820648A CN104820648A CN201510181732.XA CN201510181732A CN104820648A CN 104820648 A CN104820648 A CN 104820648A CN 201510181732 A CN201510181732 A CN 201510181732A CN 104820648 A CN104820648 A CN 104820648A
- Authority
- CN
- China
- Prior art keywords
- module
- dsp
- inertial navigation
- data
- frame
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Abstract
The invention discloses an agent-based synthetic aperture radar inertial navigation data input method and an inertial navigation data input agent module. The method comprises the following steps: using an input status of inertial navigation data, an operation behavior and status of a DSP port, conflict monitoring and management at a read end and a write end of an application-level inertial navigation data cache as objects monitored and managed by an agent by adopting the agent-based technology, monitoring serial data and performing framing processing on the serial data according to an inertial navigation frame, adopting a status driving manner in the frame processing procedure, automatically monitoring the behavior of the DSP port and providing the inertial navigation data to a DSP according to a complete frame protocol on the basis of the status of the DSP port. The inertial navigation data input agent module comprises a serial port monitoring serial-parallel conversion module, a self-adaptive framing module, an agent management module and a signal processing RAM interface module. Through the adoption of the method and the agent module disclosed by the invention, the efficiency is high, the system coupling degree is low, and the operation is simpler, and the possibility of data clogging can be reduced, the differential processing is realized, the number of the clock sources is reduced, and the reliability is improved.
Description
Technical field:
The present invention relates to a kind of synthetic-aperture radar inertial guidance data input method based on agency and inertial guidance data input proxy module, it adopts the design based on agency to replace high-performance processor to complete and receives inertial guidance data formation application layer Frame Protocol, make signal processor be absorbed in process high-performance calculation.
Background technology:
SAR (Synthetic Aperture Radar, synthetic-aperture radar) is a kind of imaging radar of high resolution, forms virtual equivalent vast of heaven line by the motion of radar on flight carrier, obtains the radar image of high azimuth resolution.It is form synthetic aperture principle that aircraft rectilinear motion synthesizes effective vast of heaven line, is also the problem place of synthetic-aperture radar.In flight course, the kinematic error of aircraft can cause the problems such as beam position shakiness, nonuniform sampling, thus affects image quality.
Synthetic-aperture radar kinematic error real-time motion compensation is exactly the attitude and the velocity variations that utilize the inertial navigation set on aircraft and motion sensor to measure aircraft, adjusts in real time radar parameter.According to aspect change adjustment controlling antenna wave beam to point, whole pulse repetition frequency, thus eliminate the problems such as beam position shakiness, nonuniform sampling.By the movable information in flight course being recorded the input as signal transacting motion compensation.
Inertial navigation, utilizes inertance element (accelerometer) to measure the acceleration of carrier itself, obtains speed and position, thus reach the object to carrier navigator fix through anomalous integral computing.
Radar signal processor normally adopts high-performance processor as TS101 or TS201 of TigerSharc series, is characterized in that work dominant frequency is high, be absorbed in high performance process, does not usually have the low-speed device interfaces such as serial ports.Inertial navigation data interface often adopts the serial ports of low speed to connect, and data transfer rate is lower.Traditional serial data input processor adopts the mode receiving a byte and just interrupt, the processing procedure of frequent interrupt coprocessor.For dsp processors such as TS101, TS201, interruption repeatedly can reduce the handling property of processor, and interrupts the reliability that too frequently can reduce system.Standard serial port module adopts 16 times of clocks of serial port baud rate usually, and only for serial ports.The clock of signal processing apparatus adopts the clock of upper frequency usually, is 100 times of serial port baud rate.In order to fall clock quantity, improve Synchronization Design, the synchronous clock of signal transacting is adopted to complete the reception of the data of serial ports.
Summary of the invention:
The technical problem to be solved in the present invention is, there is provided a kind of and not only possess high-level efficiency, low system, coupled degree and more succinct feature, but also the possibility of data blocking can be reduced, realize differential process, be conducive to reducing clock source, improve the synthetic-aperture radar inertial guidance data input method based on agency of reliability.
For this reason, the present invention also provides a kind of for the inertial guidance data input proxy module in the synthetic-aperture radar inertial guidance data input method based on agency.
Technical solution of the present invention is, provides a kind of synthetic-aperture radar inertial guidance data input method based on agency comprising following sequential steps:
Step one, employing high frequency synchronous clock, monitoring serial data, realizes serioparallel exchange;
Step 2: open up two pieces of dual port RAMs at the scene in Programmable Logic Device FPGA, and every block dual port RAM capacity exceedes inertial navigation frame length, avoids data to block for transmission of rattling;
Step 3: whether the parallel data after changing meets the frame head of inertial navigation agreement to use adaptive framing module to judge, if met, forms complete inertial navigation frame write dual port RAM buffering by agreement;
Step 4: adaptive framing module judges the inertial navigation frame that reception one is complete, forms a frame and gets out mark, and will write enable another block being switched to ping pong double port RAM of dual port RAM buffering;
Step 5: use signal transacting RAM interface module inertial navigation frame data to be invented the external memory storage of DSP, and monitor the state that DSP reads and writes inertial navigation frame, if up-to-date inertial navigation frame data are just mapped to the outside addressing space of DSP by Idle state, and flag data is new data;
Step 6: DSP needs to check whether data are new mark during input inertial guidance data, if just data taken away for newly indicating;
Step 7: signal transacting RAM interface monitor to DSP run through be masked as new data time, newly will indicate removing.
A kind of synthetic-aperture radar inertial guidance data input method based on agency of the present invention, wherein, synthetic-aperture radar inertial guidance data input method based on agency is that specific design realizes in FPGA, FPGA operating process comprises serial data and forms inertial navigation frame flow process, dsp interface monitoring flow process and frame data management process, in FPGA, modules is all concurrent working, and each other by event signal communication, the mode that employing event triggers drives operation, it is when serioparallel exchange data are effective that serial data forms inertial navigation frame flow process, judge whether prefix is inertial navigation frame head, until after finding inertial navigation frame head, the address of dual port RAM is set to 0, follow-up judgement serioparallel exchange data write dual port RAM successively correspondence position time effective realizes by inertial navigation frame sequential buffered data, at the end of inertial navigation frame receives, provide frame data and get out FrameRdy mark, switch dual port RAM and write end buffering, dsp interface monitoring flow process is that according to the operation judges of DSP, it reads the state of inertial navigation frame to FPGA, read, when frame is initial, DSPReadBusy is set to 1 when monitoring DSP, after reading frame end to DSP, DSPReadBusy is set to 0, DSPReadBusy is for indicating that DSP operates the state of inertial navigation frame, frame data management process is after judging that FrameRdy effectively, judge DSPReadBusy state, until monitor when DSP no longer operates inertial navigation frame, up-to-date inertial guidance data frame is updated to DSP reading, it is new data that FrameNewFlag is set to 1 mark inertial navigation frame data after upgrading by inertial guidance data, 0 flag data is become clearly to be read FrameNewFlag when FPGA monitors after DSP reads frame end.
Inertial guidance data input proxy module provided by the invention has following concrete structure: it comprises serial ports monitoring serioparallel exchange module, adaptive framing module, proxy management module and signal transacting RAM interface module, serial ports monitoring serioparallel exchange module is for receiving inertial navigation data input, signal transacting RAM interface module is used for being connected with signal transacting DSP, proxy management module two ends are connected with adaptive framing module and signal transacting RAM interface module respectively, and adaptive framing module and serial ports monitor serioparallel exchange model calling.
Inertial guidance data input proxy module of the present invention, wherein, inertial guidance data input proxy module is divided into inertial navigation end to act on behalf of in FPGA design realizes, data buffering and DSP end agency, inertial navigation end agency comprises serioparallel exchange module, inertial navigation Frame Protocol monitoring modular, inertial navigation frame framing administration module and dual port RAM write control interface module, data buffering is made up of dual port RAM table tennis module and dual port RAM pang module, DSP holds agency to comprise dual port RAM and dsp interface control module, DSP reads administration module, DSP behavior monitoring module and DSP memory interface module, serioparallel exchange module is connected with inertial guidance data load module and inertial navigation Frame Protocol monitoring modular simultaneously, dual port RAM write control interface module simultaneously with dual port RAM table tennis module, dual port RAM pang module and inertial navigation frame framing administration module connect, inertial navigation frame framing administration module is connected with inertial navigation Frame Protocol monitoring modular, with dual port RAM table tennis module while of dual port RAM and dsp interface control module, dual port RAM pang module, DSP reads administration module and DSP memory interface module connects, DSP behavior monitoring module is read administration module with DSP memory interface module and DSP simultaneously and is connected, DSP memory interface module is used for being connected with DSP.
Compared with prior art, the present invention has the following advantages;
(1) the present invention adopts the technology based on agency, serial ports is also carried out framing processing according to inertial navigation frame by monitoring serial data, inertial guidance data is also supplied to DSP according to the mode of whole frame according to its state by the behavior of self monitor DSP port, possesses high efficiency feature;
(2) adopt the mode of state-driven between modules of the present invention, adopt the method for designing of Agent-oriented to contribute to making system, coupled degree low, more succinct, reliable;
(3) modules of the present invention all adopts FPGA to realize, and modules is parallel and adopts two dual port RAMs to rattle, and the mechanism based on data-triggered decreases the possibility of data blocking as far as possible;
(4) the invention solves the interface that high-performance processor receives low speed inertial guidance data, the processing procedure of low speed, longer wait realized by FPGA, what be supplied to DSP is the high-speed channel service matched with it, achieves differential process;
(5) adopt the method Direct Sampling rs 232 serial interface signal of high-frequency clock frequency division, be conducive to reducing clock source, improving reliability.
Accompanying drawing illustrates:
Fig. 1 is the theory diagram of inertial guidance data input proxy module in the present invention;
Fig. 2 is the FPGA design frame chart of inertial guidance data input proxy module in the present invention;
Fig. 3 is the design example operational flowchart of the present invention in FPGA;
Fig. 4 is the data entry operation process flow diagram that the present invention designs in dsp;
Fig. 5 is that FPGA monitors DSP operation inertial navigation frame schematic diagram;
Fig. 6 is standard serioparallel exchange process flow diagram;
Fig. 7 carries out serioparallel exchange process flow diagram for adopting high frequency clock.
Embodiment:
Below in conjunction with the drawings and specific embodiments, a kind of synthetic-aperture radar inertial guidance data input method based on agency of the present invention and inertial guidance data input proxy module are described further:
A kind of synthetic-aperture radar inertial guidance data input method based on agency of the present invention and inertial guidance data input proxy module, for obtaining inertial guidance data from inertial navigation set for realizing and be supplied to the complete Frame of DSP by the mode designing agency FPGA.
As shown in Figure 1, serial ports monitoring serioparallel exchange module 1 is comprised for the inertial guidance data input proxy module in the synthetic-aperture radar inertial guidance data input method based on agency, adaptive framing module 2, proxy management module 3 and signal transacting RAM interface module 4, serial ports monitoring serioparallel exchange module 1 is for receiving inertial navigation data input, signal transacting RAM interface module 4 is for being connected with signal transacting DSP5, proxy management module 3 two ends are connected 4 with adaptive framing module 2 and signal transacting RAM interface module respectively, adaptive framing module 2 and serial ports are monitored serioparallel exchange module 1 and are connected.Serial ports monitoring serioparallel exchange module 1 forms byte data according to serial port protocol monitoring rs 232 serial interface signal, samples unlike adopting signal transacting synchronous clock with traditional baud rate 16 times of clocks.Adaptive framing module 2 is according to information such as frame head, length, verification, postambles, frame data is intactly write the process of buffering.Proxy management module 3 is responsible for the State Transferring management such as frame data cache management, DSP port behavior monitoring, data collision management.Signal transacting RAM interface module 4 realizes the physical interface function with signal processor.
As shown in Figure 2, the design example that inertial guidance data inputs proxy module adopts FPGA to realize described agent functionality, and inertial guidance data input proxy module is divided into inertial navigation end agency, data buffering and DSP end agency in FPGA design realizes.Inertial navigation end agency comprises serioparallel exchange module 6, inertial navigation Frame Protocol monitoring modular 7, inertial navigation frame framing administration module 8 and dual port RAM and writes control interface module 9.Data buffering is made up of dual port RAM table tennis module 10 and dual port RAM pang module 11.DSP holds agency to comprise dual port RAM and dsp interface control module 12, DSP read administration module 13, DSP behavior monitoring module 14 and DSP memory interface module 15.Serioparallel exchange module 6 is connected with inertial guidance data load module 16 and inertial navigation Frame Protocol monitoring modular 7 simultaneously, dual port RAM write control interface module 9 simultaneously with dual port RAM table tennis module 10, dual port RAM pang module 11 and inertial navigation frame framing administration module 8 connect, inertial navigation frame framing administration module 8 is connected with inertial navigation Frame Protocol monitoring modular 7, with dual port RAM table tennis module 10 while of dual port RAM and dsp interface control module 12, dual port RAM pang module 11, DSP reads administration module 13 and DSP memory interface module 15 connects, DSP behavior monitoring module 14 is read administration module 13 with DSP memory interface module 15 and DSP simultaneously and is connected, DSP memory interface module 15 is for being connected with DSP.
The clock of FGPA is synchronous clock, and the interface of FPGA and DSP comprises sheet choosing, reading and writing, address and data line.Inertial guidance data input proxy module design realization in FPGA, mainly comprises that data acquisition writes dual port RAM, data buffering, data are sent to DSP tri-processes from dual port RAM.Inertial guidance data forms parallel data through serioparallel exchange, and FPGA carries out the monitoring of inertial navigation Frame Protocol, forms inertial navigation frame data by inertial navigation frame framing administration module 8, and dual port RAM is write control interface module 9 and is responsible for inertial guidance data to be sequentially written in dual port RAM frame by frame.Dual port RAM table tennis module 10 and dual port RAM pang module 11 form table tennis data buffering, for alleviating the frame conflict that reads and writes data.Dual port RAM and dsp interface control module 12 complete the translation function of dual port RAM and dsp interface, DSP memory interface module 15 be become by inertial guidance data cached virtual DSP external memory storage DSP behavior monitoring module 14 to be that the monitoring frame of DSP to inertial guidance data is initial, the monitoring of frame end etc. judges the mode of operation of DSP to inertial guidance data, it is managed by operations such as the renewals of comprehensive dual port RAM data mode and DSP mode of operation management data that DSP reads administration module 13.
The synthetic-aperture radar inertial guidance data input method that the present invention is based on agency comprises following sequential steps:
Step one, employing high frequency synchronous clock, monitoring serial data, realizes serioparallel exchange;
Step 2: open up two pieces of dual port RAMs at the scene in Programmable Logic Device FPGA, and every block dual port RAM capacity exceedes inertial navigation frame length, avoids data to block for transmission of rattling;
Step 3: whether the parallel data after changing meets the frame head of inertial navigation agreement to use adaptive framing module to judge, if met, forms complete inertial navigation frame write dual port RAM buffering by agreement;
Step 4: adaptive framing module judges the inertial navigation frame that reception one is complete, forms a frame and gets out mark, and will write enable another block being switched to ping pong double port RAM of dual port RAM buffering;
Step 5: use signal transacting RAM interface module inertial navigation frame data to be invented the external memory storage of DSP, and monitor the state that DSP reads and writes inertial navigation frame, if up-to-date inertial navigation frame data are just mapped to the outside addressing space of DSP by Idle state, and flag data is new data;
Step 6: DSP needs to check whether data are new mark during input inertial guidance data, if just data taken away for newly indicating;
Step 7: signal transacting RAM interface monitor to DSP run through be masked as new data time, newly will indicate removing.
The concrete steps of above-mentioned steps five are:
Reading of DSP RAM interface is enable, chip selection signal and high address line simultaneously the enable FPGA of being mapped to dual port RAM read enable, address wire, the data line of DSP map the address wire, the data line that map dual port RAM respectively; Signal transacting RAM interface module monitoring DSP reads inertial navigation frame state, read inertial guidance data frame first address opening flag reading inertial navigation frame (reading busy condition) from determining DSP, determine DSP and run through last address of inertial guidance data frame and will read busy condition and remove; After dual port RAM receives the full frame of inertial guidance data, FPGA writes dual port RAM and carries out pingpang handoff, and DSP reads dual port RAM data will switch according to inertial navigation frame state, if for reading busy condition, not switching, waiting for and DSP is read dual port RAM carrying out pingpang handoff for reading idle condition.The inertial guidance data avoiding DSP to read is that non-same frame data cause frame mistake.
A kind of synthetic-aperture radar inertial guidance data input method based on agency of the present invention is that specific design realizes in FPGA, as shown in Figure 3, FPGA operating process comprises serial data and forms inertial navigation frame flow process, dsp interface monitoring flow process and frame data management process, in FPGA, modules is all concurrent working, and each other by event signal communication, the mode that employing event triggers drives operation, it is when serioparallel exchange data are effective that serial data forms inertial navigation frame flow process, judge whether prefix is inertial navigation frame head, until after finding inertial navigation frame head, the address of dual port RAM is set to 0, follow-up judgement serioparallel exchange data write dual port RAM successively correspondence position time effective realizes by inertial navigation frame sequential buffered data, at the end of inertial navigation frame receives, provide frame data and get out FrameRdy mark, switch dual port RAM and write end buffering, dsp interface monitoring flow process is that according to the operation judges of DSP, it reads the state of inertial navigation frame to FPGA, read, when frame is initial, DSPReadBusy is set to 1 when monitoring DSP, after reading frame end to DSP, DSPReadBusy is set to 0, DSPReadBusy is for indicating that DSP operates the state of inertial navigation frame, frame data management process is after judging that FrameRdy effectively, judge DSPReadBusy state, until monitor when DSP no longer operates inertial navigation frame, up-to-date inertial guidance data frame is updated to DSP reading, it is new data that FrameNewFlag is set to 1 mark inertial navigation frame data after upgrading by inertial guidance data, 0 flag data is become clearly to be read FrameNewFlag when FPGA monitors after DSP reads frame end.
Realize the synthetic-aperture radar inertial guidance data input method based on agency in FPGA after, the operating process of DSP simplifies more, and as shown in Figure 4, when DSP needs to obtain inertial guidance data, inquiry FrameNewFlag mark, then performs the operation of reading one frame inertial guidance data.DSP read data frame adopts the synchronous clock operation of DSP, be at a high speed, the operation of high bandwidth, the operating process simplifying DSP, decrease DSP running time thus improve the treatment efficiency of DSP.DSP, when reading inertial guidance data, stay and can be read frame end mark by the frame initial sum of reading that FPGA monitors.Read for according to the mode increased progressively successively from address, do not need DSP to carry out extra operation, FPGA just can judge the operation of DSP according to address wire and read-write control signal.Adopt DMA burst operation to obtain data for DSP, will write in corresponding register respectively before acquisition data and after having obtained data and indicate.
In FPGA design example, in order to reduce the coupling of FPGA and DSP, DSP reads inertial navigation frame and adopts the mode of address increment to read data.As shown in Figure 5, FPGA monitor DSP read to be selected by the address wire of monitoring DSP external interface, sheet when frame initial sum reads frame end and enable signal completes, DSP just completes when reading inertial navigation frame does not need extra operation.
In FPGA design example, serioparallel exchange adopts high frequency clock to complete, and does not need extra standard serial port clock source.As shown in Figure 6, standard serial port serioparallel exchange flow process adopts the negative edge of 16 times of clock sampling start bits usually, adopt after adopting negative edge and count to 8 by counter counts and make sampling instant move on to the centre position of start bit, as being 0 beginning serioparallel exchange in starting sample POS INT position.Adopt the flow process of high-frequency clock sampling and tradition string and similar, as shown in Figure 7, the high frequency clock of difference to be clock be signal transacting, judge that start bit centre position adopts frequency division counter value, sampling clock to adopt, the sampling as realized 115.2K baud rate with 40MHz adopts negative edge to count down to 174 to adopt the numeration cycle 346 to complete serioparallel exchange as the centre of start bit, sampling then.Advantage adopts system synchronization clock, do not need extra serial ports clock; Adopt high frequency clock each circular error value less than standard time clock, judge that the intermediate value precision of start bit is higher, decrease the requirement of transmitting terminal clock stability.
The present invention is directed to the feature that reading and writing data velocity contrast is large, adopt two ping-pong buffers to realize the coupling of transfer rate, reduce the contradiction of data channel conflict; System automaticity is high, the degree of coupling is low to adopt the design of Agent-oriented to make, and it is more simple that DSP obtains inertial guidance data processing procedure, and DSP obtains data and adopts high bandwidth communication, makes DSP be absorbed in high-performance treatments thus improves the performance of system.The design of signal transacting synchronous clock is adopted to realize decreasing the use of multiple clock sources in system, i.e. economy but also reliable.Based on the radar inertial guidance data input method of agency, feature has the features such as the high and low coupling of automatic degree, state are clear.
Above-described embodiment is only be described the preferred embodiment of the present invention; not scope of the present invention is limited; under not departing from the present invention and designing the prerequisite of spirit; the various distortion that those of ordinary skill in the art make technical scheme of the present invention and improvement, all should fall in protection domain that claims of the present invention determines.
Claims (4)
1., based on an agency's synthetic-aperture radar inertial guidance data input method, its spy is being: this input method comprises following sequential steps:
Step one, employing high frequency synchronous clock, monitoring serial data, realizes serioparallel exchange;
Step 2: open up two pieces of dual port RAMs at the scene in Programmable Logic Device FPGA, and every block dual port RAM capacity exceedes inertial navigation frame length, avoids data to block for transmission of rattling;
Step 3: whether the parallel data after changing meets the frame head of inertial navigation agreement to use adaptive framing module to judge, if met, forms complete inertial navigation frame write dual port RAM buffering by agreement;
Step 4: adaptive framing module judges the inertial navigation frame that reception one is complete, forms a frame and gets out mark, and will write enable another block being switched to ping pong double port RAM of dual port RAM buffering;
Step 5: use signal transacting RAM interface module inertial navigation frame data to be invented the external memory storage of DSP, and monitor the state that DSP reads and writes inertial navigation frame, if up-to-date inertial navigation frame data are just mapped to the outside addressing space of DSP by Idle state, and flag data is new data;
Step 6: DSP needs to check whether data are new mark during input inertial guidance data, if just data taken away for newly indicating;
Step 7: signal transacting RAM interface monitor to DSP run through be masked as new data time, newly will indicate removing.
2. a kind of synthetic-aperture radar inertial guidance data input method based on agency according to claim 1, it is characterized in that: the described synthetic-aperture radar inertial guidance data input method based on agency is that specific design realizes in FPGA, FPGA operating process comprises serial data and forms inertial navigation frame flow process, dsp interface monitoring flow process and frame data management process, in FPGA, modules is all concurrent working, and each other by event signal communication, the mode that employing event triggers drives operation, it is when serioparallel exchange data are effective that serial data forms inertial navigation frame flow process, judge whether prefix is inertial navigation frame head, until after finding inertial navigation frame head, the address of dual port RAM is set to 0, follow-up judgement serioparallel exchange data write dual port RAM successively correspondence position time effective realizes by inertial navigation frame sequential buffered data, at the end of inertial navigation frame receives, provide frame data and get out FrameRdy mark, switch dual port RAM and write end buffering, dsp interface monitoring flow process is that according to the operation judges of DSP, it reads the state of inertial navigation frame to FPGA, read, when frame is initial, DSPReadBusy is set to 1 when monitoring DSP, after reading frame end to DSP, DSPReadBusy is set to 0, DSPReadBusy is for indicating that DSP operates the state of inertial navigation frame, frame data management process is after judging that FrameRdy effectively, judge DSPReadBusy state, until monitor when DSP no longer operates inertial navigation frame, up-to-date inertial guidance data frame is updated to DSP reading, it is new data that FrameNewFlag is set to 1 mark inertial navigation frame data after upgrading by inertial guidance data, 0 flag data is become clearly to be read FrameNewFlag when FPGA monitors after DSP reads frame end.
3. one kind inputs proxy module for a kind of as claimed in claim 1 based on the inertial guidance data in the synthetic-aperture radar inertial guidance data input method of agency, it is characterized in that: this inertial guidance data input proxy module comprises serial ports monitoring serioparallel exchange module (1), adaptive framing module (2), proxy management module (3) and signal transacting RAM interface module (4), described serial ports monitoring serioparallel exchange module (1) is for receiving inertial navigation data input, described signal transacting RAM interface module (4) is for being connected with signal transacting DSP (5), described proxy management module (3) two ends are connected (4) with adaptive framing module (2) and signal transacting RAM interface module respectively, described adaptive framing module (2) and serial ports are monitored serioparallel exchange module (1) and are connected.
4. inertial guidance data input proxy module according to claim 3, it is characterized in that: described inertial guidance data input proxy module is divided into inertial navigation end to act on behalf of in FPGA design realizes, data buffering and DSP end agency, described inertial navigation end agency comprises serioparallel exchange module (6), inertial navigation Frame Protocol monitoring modular (7), inertial navigation frame framing administration module (8) and dual port RAM write control interface module (9), described data buffering is made up of dual port RAM table tennis module (10) and dual port RAM pang module (11), described DSP holds agency to comprise dual port RAM and dsp interface control module (12), DSP reads administration module (13), DSP behavior monitoring module (14) and DSP memory interface module (15), described serioparallel exchange module (6) is connected with inertial guidance data load module (16) and inertial navigation Frame Protocol monitoring modular (7) simultaneously, described dual port RAM write control interface module (9) simultaneously with dual port RAM table tennis module (10), dual port RAM pang module (11) and inertial navigation frame framing administration module (8) connect, described inertial navigation frame framing administration module (8) is connected with inertial navigation Frame Protocol monitoring modular (7), with dual port RAM table tennis module (10) while of described dual port RAM and dsp interface control module (12), dual port RAM pang module (11), DSP reads administration module (13) and DSP memory interface module (15) connects, described DSP behavior monitoring module (14) is read administration module (13) with DSP memory interface module (15) and DSP simultaneously and is connected, described DSP memory interface module (15) is for being connected with DSP.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510181732.XA CN104820648B (en) | 2015-04-16 | 2015-04-16 | A kind of synthetic aperture radar inertial guidance data input method and input agency plant |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510181732.XA CN104820648B (en) | 2015-04-16 | 2015-04-16 | A kind of synthetic aperture radar inertial guidance data input method and input agency plant |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN104820648A true CN104820648A (en) | 2015-08-05 |
| CN104820648B CN104820648B (en) | 2018-04-06 |
Family
ID=53730948
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201510181732.XA Active CN104820648B (en) | 2015-04-16 | 2015-04-16 | A kind of synthetic aperture radar inertial guidance data input method and input agency plant |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN104820648B (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110488229A (en) * | 2019-08-23 | 2019-11-22 | 成都航天科工微电子系统研究院有限公司 | A kind of double more base forword-looking imaging time-frequency sky synchronous method |
| CN111999704A (en) * | 2020-08-18 | 2020-11-27 | 中国电子科技集团公司第三十八研究所 | Vehicle-mounted radar time sequence generation system and method based on VPX bus |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20050156776A1 (en) * | 2003-11-25 | 2005-07-21 | Waite James W. | Centerline and depth locating method for non-metallic buried utility lines |
| CN101241011A (en) * | 2007-02-28 | 2008-08-13 | 北京北科天绘科技有限公司 | High precision positioning and posture-fixing device on laser radar platform and method |
| CN202025311U (en) * | 2011-04-27 | 2011-11-02 | 中国电子科技集团公司第三十八研究所 | Link interface circuit based on serial data transmission mode |
| CN102608596A (en) * | 2012-02-29 | 2012-07-25 | 北京航空航天大学 | Information fusion method for airborne inertia/Doppler radar integrated navigation system |
| CN103197317A (en) * | 2013-03-26 | 2013-07-10 | 西安电子科技大学 | Synthetic aperture radar (SAR) imaging method based on field programmable gate array (FPGA) |
| CN103528587A (en) * | 2013-10-15 | 2014-01-22 | 西北工业大学 | Autonomous integrated navigation system |
-
2015
- 2015-04-16 CN CN201510181732.XA patent/CN104820648B/en active Active
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20050156776A1 (en) * | 2003-11-25 | 2005-07-21 | Waite James W. | Centerline and depth locating method for non-metallic buried utility lines |
| CN101241011A (en) * | 2007-02-28 | 2008-08-13 | 北京北科天绘科技有限公司 | High precision positioning and posture-fixing device on laser radar platform and method |
| CN202025311U (en) * | 2011-04-27 | 2011-11-02 | 中国电子科技集团公司第三十八研究所 | Link interface circuit based on serial data transmission mode |
| CN102608596A (en) * | 2012-02-29 | 2012-07-25 | 北京航空航天大学 | Information fusion method for airborne inertia/Doppler radar integrated navigation system |
| CN103197317A (en) * | 2013-03-26 | 2013-07-10 | 西安电子科技大学 | Synthetic aperture radar (SAR) imaging method based on field programmable gate array (FPGA) |
| CN103528587A (en) * | 2013-10-15 | 2014-01-22 | 西北工业大学 | Autonomous integrated navigation system |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110488229A (en) * | 2019-08-23 | 2019-11-22 | 成都航天科工微电子系统研究院有限公司 | A kind of double more base forword-looking imaging time-frequency sky synchronous method |
| CN110488229B (en) * | 2019-08-23 | 2022-12-09 | 航天科工微电子系统研究院有限公司 | Time-frequency space-synchronization method for double-multi-base forward-looking imaging |
| CN111999704A (en) * | 2020-08-18 | 2020-11-27 | 中国电子科技集团公司第三十八研究所 | Vehicle-mounted radar time sequence generation system and method based on VPX bus |
| CN111999704B (en) * | 2020-08-18 | 2023-05-26 | 中国电子科技集团公司第三十八研究所 | Vehicle-mounted radar time sequence generation system and method based on VPX bus |
Also Published As
| Publication number | Publication date |
|---|---|
| CN104820648B (en) | 2018-04-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN112035389B (en) | PLB-AXI bus conversion bridge and working method thereof | |
| CN100471156C (en) | Data bus bridge and its working method | |
| CN105117360B (en) | Interface signal replay shooting method based on FPGA | |
| CN106155960B (en) | It is shaken hands the UART serial port communication method with EDMA based on GPIO | |
| CN112765054A (en) | High-speed data acquisition system and method based on FPGA | |
| CN114490460B (en) | FLASH controller for ASIC and control method thereof | |
| CN109800193B (en) | Bridging device of SRAM on AHB bus access chip | |
| CN110837486A (en) | FlexRay-CPCIe communication module based on FPGA | |
| CN209842608U (en) | DDR3 memory control based on FPGA FIFO module | |
| CN110058816B (en) | DDR-based high-speed multi-user queue manager and method | |
| CN106959929B (en) | Multi-port access memory and working method thereof | |
| CN110635985A (en) | FlexRay-CPCIe communication module | |
| US6092128A (en) | Ethernet repeater that couples an input data stream to multiple output data streams of differing rates and provides access to a shared bus by a number of inputs and outputs | |
| CN115905086A (en) | Control method and controller for synchronously reading and writing single-port SRAM (static random Access memory) based on AXI (advanced extensible interface) | |
| CN104820648A (en) | Agent-based synthetic aperture radar inertial navigation data input method and inertial navigation data input agent module | |
| CN100343778C (en) | Transferring data between differently clocked busses | |
| CN105608028A (en) | EMIF (External Memory Interface) and dual-port RAM (Random Access Memory)-based method for realizing high-speed communication of DSP (Digital Signal Processor) and FPGA (Field Programmable Gate Array) | |
| CN218068843U (en) | Bridging circuit structure for converting AXI master port into APB slave port and SOC system | |
| CN110008162A (en) | A kind of buffer interface circuit and the methods and applications based on the circuit transmission data | |
| CN108897696B (en) | Large-capacity FIFO controller based on DDRx memory | |
| CN203950307U (en) | Based on the SAR parallel processing apparatus of high-performance BW100 chip | |
| CN108108149A (en) | A kind of performance statistics circuit efficiently collected based on separation statistics | |
| CN109443362A (en) | Navigational computer based on DSP and FPGA | |
| CN112948322B (en) | Virtual channel based on elastic cache and implementation method | |
| CN110851390B (en) | Method and system for realizing 4M 1553B bus protocol based on FPGA |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| EXSB | Decision made by sipo to initiate substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |