CN104465754A - Groove type DMOS unit, manufacturing method thereof and DMOS device - Google Patents
Groove type DMOS unit, manufacturing method thereof and DMOS device Download PDFInfo
- Publication number
- CN104465754A CN104465754A CN201310451145.9A CN201310451145A CN104465754A CN 104465754 A CN104465754 A CN 104465754A CN 201310451145 A CN201310451145 A CN 201310451145A CN 104465754 A CN104465754 A CN 104465754A
- Authority
- CN
- China
- Prior art keywords
- groove
- groove type
- sacrificial oxide
- type dmos
- oxide layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000004519 manufacturing process Methods 0.000 title abstract description 3
- 239000004065 semiconductor Substances 0.000 claims abstract description 43
- 238000000034 method Methods 0.000 claims abstract description 28
- 238000005530 etching Methods 0.000 claims abstract description 23
- 238000007254 oxidation reaction Methods 0.000 claims abstract description 21
- 238000002360 preparation method Methods 0.000 claims description 20
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 claims description 6
- 229910052760 oxygen Inorganic materials 0.000 claims description 6
- 239000001301 oxygen Substances 0.000 claims description 6
- 230000008569 process Effects 0.000 abstract description 13
- 230000005611 electricity Effects 0.000 abstract description 3
- 238000005516 engineering process Methods 0.000 description 5
- 230000003647 oxidation Effects 0.000 description 5
- 238000005229 chemical vapour deposition Methods 0.000 description 4
- 238000005240 physical vapour deposition Methods 0.000 description 4
- 230000008859 change Effects 0.000 description 3
- 230000004048 modification Effects 0.000 description 3
- 238000012986 modification Methods 0.000 description 3
- 238000006243 chemical reaction Methods 0.000 description 2
- 230000001590 oxidative effect Effects 0.000 description 2
- 238000001020 plasma etching Methods 0.000 description 2
- 239000000126 substance Substances 0.000 description 2
- 238000001039 wet etching Methods 0.000 description 2
- 241000931705 Cicada Species 0.000 description 1
- 230000004913 activation Effects 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 230000003628 erosive effect Effects 0.000 description 1
- 238000002474 experimental method Methods 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 238000004064 recycling Methods 0.000 description 1
- 238000005303 weighing Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/7813—Vertical DMOS transistors, i.e. VDMOS transistors with trench gate electrode, e.g. UMOS transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66674—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/66712—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/66734—Vertical DMOS transistors, i.e. VDMOS transistors with a step of recessing the gate electrode, e.g. to form a trench gate electrode
Abstract
The invention discloses a groove type DMOS unit, a manufacturing method of the groove type DMOS unit and a DMOS device. According to the main content, by increasing the thickness of a sacrificial oxide, when an oxidization reaction is performed between the sacrificial oxide and an etched semiconductor layer, the damaged portion of the side wall of a groove in the etching process can be totally oxidized, and therefore the damaged portion of the groove can be reduced to the maximum extent, electricity leakage between a source and a drain is avoided to a certain extent, and the sensitive electricity leakage problem between the source and the drain is effectively changed.
Description
Technical field
The present invention relates to technical field of semiconductors, particularly relate to a kind of groove type DMOS unit and preparation method thereof and DMOS device.
Background technology
In prior art, groove-shaped double-diffused metal oxide semiconductor (Double Diffused MOS, DMOS) range of application of device is extremely extensive, the groove preparation process forming the groove type DMOS unit of groove type DMOS device is extremely important, mainly comprise: two etching groove is carried out to semiconductor, and the Surface Creation a layer thickness come out after etching is
sacrifical oxide, then utilize wet etching to fall this sacrificial oxide layer, so production technology such as recycling vapour deposition etc. generate at the semiconductor surface getting rid of sacrificial oxide layer needed for grid oxygen.
But, in the preparation process of groove type DMOS unit, two trenched side-wall is not vertical, but it is skewed in 85 degree ~ 87 degree, when using plasma to carry out two etching groove to semiconductor, plasma is known from experience can cause damage to trenched side-wall, cause occurring source, leak channel between drain electrode, make groove type DMOS unit when forming device, source, leakage-responsive between drain electrode, and for groove type DMOS device, source, whether reliably whether leak electricity between drain electrode is the quality important parameter weighing this device itself, the groove type DMOS unit prepared according to above-mentioned technique can affect the normal operation of formed groove type DMOS device.
Summary of the invention
The embodiment of the present invention provides a kind of groove type DMOS unit and preparation method thereof and DMOS device, in order to solve the problem of leakage-responsive between the source of the groove type DMOS device existed in prior art, drain electrode.
The embodiment of the present invention is by the following technical solutions:
A preparation method for groove type DMOS unit, described method comprises:
The semiconductor layer with two groove is etched;
Semiconductor layer surface after etching grows a layer thickness
for carrying out the sacrificial oxide layer of oxidation reaction with semiconductor layer surface;
After corroding described sacrificial oxide layer, generate grid oxygen in described semiconductor layer surface.
In the preparation method of the groove type DMOS unit provided in the embodiment of the present invention, by increasing the thickness of sacrificial oxide layer, when making the semiconductor layer after sacrificial oxide layer with etching carry out oxidation reaction, can by the damage location in etching process, trenched side-wall caused almost complete oxidation fall, thus, farthest can reduce the existence of groove damage location, avoid the electric leakage between source, drain electrode to a certain extent, effectively improve the problem of leakage-responsive between source, drain electrode.
Preferably, the thickness of described sacrificial oxide layer is
or
In the preparation method of the groove type DMOS unit provided in the embodiment of the present invention, can according to the actual requirements with the restriction of process equipment, select the thickness of suitable sacrificial oxide layer, improve the flexibility of preparation technology to a certain extent.
Preferably, after corroding described sacrificial oxide layer, the A/F of groove is not more than the first threshold value, and the distance between two groove is not less than the second threshold value.
In the preparation method of the groove type DMOS unit provided in the embodiment of the present invention, make the A/F of groove be unlikely to excessive, the distance between two groove is unlikely to too small, and subsequent technique can be enable correctly to perform.
Utilize a groove type DMOS unit prepared by the method for groove type DMOS unit, the certain thickness surface of two trenched side-wall and thickness are
sacrificial oxide layer oxidation reaction fall.
In the embodiment of the present invention provides, provide a kind of groove type DMOS unit utilizing the method for groove type DMOS unit to prepare, when preparing this groove type DMOS unit, by increasing the thickness of sacrificial oxide layer, when making the semiconductor layer after sacrificial oxide layer with etching carry out oxidation reaction, can by the damage location in etching process, trenched side-wall caused almost complete oxidation fall, thus, the existence of groove damage location can be reduced, avoid the electric leakage between source, drain electrode to a certain extent, effectively improve the problem of leakage-responsive between source, drain electrode.
Preferably, the thickness of described sacrificial oxide layer is
or
In embodiments of the present invention, provide a kind of groove type DMOS unit utilizing the method for groove type DMOS unit to prepare, in its preparation process, can according to the actual requirements with the restriction of process equipment, select the thickness of suitable sacrificial oxide layer, improve the flexibility of preparation technology to a certain extent.
Preferably, after corroding described sacrificial oxide layer, the A/F of groove is not more than the first threshold value, and the distance between two groove is not less than the second threshold value.
In embodiments of the present invention, provide a kind of groove type DMOS unit utilizing the method for groove type DMOS unit to prepare, in its preparation process, make the A/F of groove be unlikely to excessive, distance between two groove is unlikely to too small, and subsequent technique can be enable correctly to perform.
A kind of groove type DMOS device, comprises described groove type DMOS unit.
In the embodiment of the present invention provides, provide a kind of groove type DMOS device comprising groove type DMOS unit, when preparing groove type DMOS unit, by increasing the thickness of sacrificial oxide layer, when making the semiconductor layer after sacrificial oxide layer with etching carry out oxidation reaction, can by the damage location in etching process, trenched side-wall caused almost complete oxidation fall, thus, the existence of groove damage location can be reduced, avoid the electric leakage between source, drain electrode to a certain extent, effectively improve the problem of leakage-responsive between source, drain electrode.
Accompanying drawing explanation
In order to be illustrated more clearly in the technical scheme in the embodiment of the present invention, below the accompanying drawing used required in describing embodiment is briefly introduced, apparently, accompanying drawing in the following describes is only some embodiments of the present invention, for those of ordinary skill in the art, under the prerequisite not paying creative work, other accompanying drawing can also be obtained according to these accompanying drawings.
Fig. 1 is preparation method's step schematic diagram of the two groove type DMOS unit in the embodiment of the present invention one;
Fig. 2 is the structural representation of the groove type DMOS unit after the etching in the embodiment of the present invention one, trenched side-wall being caused to damage;
Fig. 3 is the structural representation of the two groove type DMOS unit after the growth sacrificial oxide layer in the embodiment of the present invention one;
Fig. 4 is the structural representation of two groove type DMOS unit of removal trenched side-wall damage location in the embodiment of the present invention one;
Fig. 5 is the structural representation of the two groove type DMOS unit after the growth grid oxygen in the embodiment of the present invention one.
Embodiment
In order to make the object, technical solutions and advantages of the present invention clearly, below in conjunction with accompanying drawing, the present invention is described in further detail, and obviously, described embodiment is only the present invention's part embodiment, instead of whole embodiments.Based on the embodiment in the present invention, those of ordinary skill in the art, not making other embodiments all obtained under creative work prerequisite, belong to the scope of protection of the invention.
Because two grooves of groove type DMOS unit are in plasma etch process, the damage of trenched side-wall can be caused, therefore, cause the electric leakage between the source of the groove type DMOS device formed, drain electrode.At present, in the preparation process of groove type DMOS unit, after completing etching groove, one deck can be grown in semiconductor layer surface
the sacrificial oxide layer of left and right, makes this oxide layer and semiconductor layer surface carry out oxidation reaction, like this, just can oxidize away certain thickness semiconductor layer surface.But,
the finite thickness of the sacrificial oxide layer of left and right, large activation oxidizes away
the semiconductor layer of left and right, but in actual process, the damage of trenched side-wall is more than
thus, the damage location of trenched side-wall can not all be oxidized by current method, still can form the leak channel between source, drain electrode.
For this reason, the invention provides a kind of preparation method of new groove type DMOS unit, by increasing the thickness of sacrificial oxide layer, this sacrificial oxide layer and semiconductor layer surface is utilized to carry out oxidation reaction, while oxidizing away semiconductor layer surface, almost the damage location that etching groove process produces all can be oxidized away, can only by for the situation of damage location partial oxidation relative in prior art, the present invention is not when changing groove type DMOS technological process, by means of only the thickness increasing sacrificial oxide layer, just effectively can improve the source of groove type DMOS unit, drain conditions between drain electrode, thus, improve the result of use of groove type DMOS unit and groove type DMOS device to a certain extent.
Be described in detail the present invention program below in conjunction with specific embodiment, need to illustrate all, the present invention is not limited to following examples.
Embodiment one:
The embodiment of the present invention one provides a kind of preparation method of groove type DMOS unit, as shown in Figure 1, mainly comprises the following steps:
Step 101: the semiconductor layer with two groove is etched.
In this step 101, need to carry out plasma etching to the semiconductor layer of two groove, but, trenched side-wall due to described semiconductor layer is not vertical, therefore, when the groove that oppose side wall has certain angle of inclination carries out plasma etching, inevitably sidewall damage can be caused, as shown in Figure 2, for causing the structural representation of the groove type DMOS unit of damage after etching to trenched side-wall.
Step 102: semiconductor layer surface after etching grows a layer thickness and is
for carrying out the sacrificial oxide layer of oxidation reaction with semiconductor layer surface.
In this step 102, cause due to the etching of above-mentioned steps 101 trenched side-wall to produce damage, thus, need semiconductor layer surface after etching to grow one deck sacrificial oxide layer, as shown in Figure 3, be the structural representation of the groove type DMOS unit after growth sacrificial oxide layer.Wherein, the mode such as physical vapour deposition (PVD) or chemical vapour deposition (CVD) semiconductor layer surface after etching can be utilized to deposit a layer thickness scope be
sacrificial oxide layer, carry out oxidation reaction in order to the semiconductor layer surface be in contact with it.After whole oxidation reaction terminates, the semiconductor layer surface after etching can oxidize away by described sacrificial oxide layer, simultaneously, in this oxidation reaction process, the damage location that trenched side-wall produces also can oxidized fall, and, because the embodiment of the present invention adopts deposit thickness scope be
sacrificial oxide layer, generally, the semiconductor layer of the oxidable its thickness 40% of sacrificial oxide layer, therefore, after this step 102, oxidable fall
the semiconductor layer of thickness, trenched side-wall damage location almost can be fully oxidized.
Although generate sacrificial oxide layer thicker, more semiconductor layers can be oxidized away, can make damage location as much as possible oxidized fall, but, consider that sacrificial oxide layer is blocked up, the A/F of groove can be caused excessive, distance between two groove is too small, as shown in Figure 4, be unfavorable for that the continuation of subsequent technique performs, therefore, need according to the actual requirements with the restriction of process equipment, for sacrificial oxide layer sets rational thickness range, such as, can select
or
the thickness range of sacrificial oxide layer carrys out reasonable set according to the structure of groove type DMOS unit, finds, when the thickness of sacrificial oxide layer is through experiment
time, can when substantially oxidizing away the damage location of trenched side-wall, be unlikely to make the A/F of groove excessive (generally can ensure that A/F is less than the first threshold value), distance between two groove is unlikely to too small (generally can ensure that the distance between two groove is greater than the second threshold value), and the first threshold value here and the second threshold value can be empirical values.
Such as: when the A/F of the groove of groove type DMOS unit to be prepared limits strict, and when the distance between two groove needs larger, the sacrificial oxide layer that thickness is relatively little can be selected, as selected
thick sacrificial oxide layer; Again such as: when the A/F of the groove of groove type DMOS unit to be prepared limits looser, and when required distance between two groove is less, the sacrificial oxide layer that thickness is relatively large can be selected, as selected
thick sacrificial oxide layer.
Step 103: corrode described sacrificial oxide layer.
In this step 103, the semiconductor layer surface that oxidizes away sacrificial oxide layer in above-mentioned steps 102 and this sacrificial oxide layer is needed to carry out wet etching.Particularly, can soak by chemical solution the semiconductor layer that deposited sacrificial oxide layer, wherein, described chemical solution does not carry out chemical reaction with semiconductor layer, only carry out chemical reaction with sacrifical oxide and by the part that this sacrifical oxide oxidizes away, and all oxides is eroded.Now, just the damage location of trenched side-wall can be got rid of, and almost remove completely, form the structural representation of the groove type DMOS unit of removal trenched side-wall damage location as shown in Figure 4.
Step 104: generate grid oxygen in described semiconductor layer surface.
In this step, the mode such as physical vapour deposition (PVD) or chemical vapour deposition (CVD) can be utilized, generate grid oxygen in the semiconductor layer surface eroding sacrificial oxide layer, as shown in Figure 5.
In the preparation method of the groove type DMOS unit provided in the embodiment of the present invention, by increasing the thickness of sacrificial oxide layer, when making the semiconductor layer after sacrificial oxide layer with etching carry out oxidation reaction, can by the damage location in etching process, trenched side-wall caused almost complete oxidation fall, thus, the existence of groove damage location can be reduced, avoid the electric leakage between source, drain electrode to a certain extent, effectively improve the problem of leakage-responsive between source, drain electrode.
Embodiment two:
Corresponding to the preparation method of the groove type DMOS unit that the embodiment of the present invention one provides, the embodiment of the present invention two additionally provides a kind of groove type DMOS unit utilizing the method described in embodiment one to prepare, and the certain thickness surface of two trenched side-walls of the semiconductor layer in described groove type DMOS unit and thickness are
sacrificial oxide layer oxidation reaction fall.
Wherein, the thickness of described sacrificial oxide layer is
or
The A/F of the groove of described semiconductor is not more than the first threshold value, and the distance between two groove is not less than the second threshold value.
Embodiment three:
The embodiment of the present invention three additionally provides a kind of groove type DMOS device, and this groove type DMOS device comprises the groove type DMOS unit that above-described embodiment two provides, and in addition, also comprises other construction unit of the prior art.
Although describe the preferred embodiments of the present invention, those skilled in the art once obtain the basic creative concept of cicada, then can make other change and amendment to these embodiments.So claims are intended to be interpreted as comprising preferred embodiment and falling into all changes and the amendment of the scope of the invention.
Obviously, those skilled in the art can carry out various change and modification to the present invention and not depart from the spirit and scope of the present invention.Like this, if these amendments of the present invention and modification belong within the scope of the claims in the present invention and equivalent technologies thereof, then the present invention is also intended to comprise these change and modification.
Claims (7)
1. a preparation method for groove type DMOS unit, is characterized in that, described method comprises:
The semiconductor layer with two groove is etched;
Semiconductor layer surface after etching grows a layer thickness
for carrying out the sacrificial oxide layer of oxidation reaction with semiconductor layer surface;
After corroding described sacrificial oxide layer, generate grid oxygen in described semiconductor layer surface.
2. the method for claim 1, is characterized in that, the thickness of described sacrificial oxide layer is
or
3. the method for claim 1, is characterized in that,
After corroding described sacrificial oxide layer, the A/F of groove is not more than the first threshold value, and the distance between two groove is not less than the second threshold value.
4. utilize a groove type DMOS unit prepared by the method described in claim 1, it is characterized in that, the certain thickness surface of two trenched side-wall and thickness are
sacrificial oxide layer oxidation reaction fall.
5. groove type DMOS unit as claimed in claim 4, it is characterized in that, the thickness of described sacrificial oxide layer is
or
6. groove type DMOS unit as claimed in claim 4, is characterized in that,
After corroding described sacrificial oxide layer, the A/F of groove is not more than the first threshold value, and the distance between two groove is not less than the second threshold value.
7. a groove type DMOS device, is characterized in that, comprises the arbitrary described groove type DMOS unit of claim 4 ~ 6.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201310451145.9A CN104465754A (en) | 2013-09-25 | 2013-09-25 | Groove type DMOS unit, manufacturing method thereof and DMOS device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201310451145.9A CN104465754A (en) | 2013-09-25 | 2013-09-25 | Groove type DMOS unit, manufacturing method thereof and DMOS device |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN104465754A true CN104465754A (en) | 2015-03-25 |
Family
ID=52911518
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201310451145.9A Pending CN104465754A (en) | 2013-09-25 | 2013-09-25 | Groove type DMOS unit, manufacturing method thereof and DMOS device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN104465754A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112802742A (en) * | 2021-03-24 | 2021-05-14 | 上海华虹宏力半导体制造有限公司 | Method for manufacturing semiconductor device |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20030203573A1 (en) * | 1994-02-04 | 2003-10-30 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device including trench with at least one of an edge of an opening and a bottom surface being round |
| CN102157377A (en) * | 2010-02-11 | 2011-08-17 | 上海华虹Nec电子有限公司 | Super-junction VDMOS (Vertical Double-diffused Metal Oxide Semiconductor) device and manufacturing method thereof |
| CN102214691A (en) * | 2010-04-09 | 2011-10-12 | 力士科技股份有限公司 | Groove metal oxide semiconductor field effect tube (MOSFET) and manufacturing method thereof |
-
2013
- 2013-09-25 CN CN201310451145.9A patent/CN104465754A/en active Pending
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20030203573A1 (en) * | 1994-02-04 | 2003-10-30 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device including trench with at least one of an edge of an opening and a bottom surface being round |
| CN102157377A (en) * | 2010-02-11 | 2011-08-17 | 上海华虹Nec电子有限公司 | Super-junction VDMOS (Vertical Double-diffused Metal Oxide Semiconductor) device and manufacturing method thereof |
| CN102214691A (en) * | 2010-04-09 | 2011-10-12 | 力士科技股份有限公司 | Groove metal oxide semiconductor field effect tube (MOSFET) and manufacturing method thereof |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112802742A (en) * | 2021-03-24 | 2021-05-14 | 上海华虹宏力半导体制造有限公司 | Method for manufacturing semiconductor device |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP2980861A1 (en) | Solar battery | |
| EP2429005A3 (en) | Method for manufacturing a mono-crystalline silicon solar cell and etching method thereof | |
| CN102185005A (en) | Method for manufacturing selective emitter battery | |
| CN102184868B (en) | Improve the method for reliability of apex gate oxide of trench gate | |
| CN108649072A (en) | A kind of groove MOSFET device and its manufacturing method of low on-resistance | |
| WO2012061436A4 (en) | Dry etching method of surface texture formation on silicon wafer | |
| CN104465754A (en) | Groove type DMOS unit, manufacturing method thereof and DMOS device | |
| CN101996876B (en) | Method for changing right-angled corners on tops of grooves with relatively large sizes into obvious round corners | |
| CN102420100A (en) | Method for clearing memory effect of etching cavity | |
| CN107507769B (en) | Etching method | |
| CN104103503A (en) | Formation method of semiconductor device gate oxide layer | |
| CN103531657A (en) | Preparation method for polycrystal/monocrystal-like solar cell selective emitting electrode structure | |
| CN101866849B (en) | Method for preparing oxide film at bottom of trench | |
| CN105448981A (en) | VDMOS device, drain electrode structure thereof, and manufacturing method | |
| CN104779164A (en) | Method for increasing breakdown voltage of gate oxide layer of trench-type VDMOS | |
| CN105226002B (en) | Autoregistration slot type power device and its manufacturing method | |
| CN205248280U (en) | Insulated gate bipolar transistor's back structure | |
| CN103377929B (en) | Vertical DMOS transistor and manufacture method thereof | |
| CN103367118A (en) | High-temperature alkali washing method for polycrystalline texturing | |
| CN102610522A (en) | Method for forming bottom oxide layer in double-layered gate groove MOS (Metal Oxide Semiconductor) structure | |
| CN105575785A (en) | Method for forming gate structure | |
| CN101882575B (en) | Method for manufacturing ohmic contact on SiC matrix for preventing transverse spreading of metal | |
| CN103972078A (en) | Method for forming self-aligned double-layer graph | |
| WO2014007680A3 (en) | Three-dimensionally structured semiconductor substrate for a field emission cathode, method for producing same, and field emission cathode | |
| CN103681449A (en) | Method for forming shallow trench isolation region |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20150325 |