CN104359562B - A kind of non-refrigerated infrared detector reading circuit of current mirror manner - Google Patents
A kind of non-refrigerated infrared detector reading circuit of current mirror manner Download PDFInfo
- Publication number
- CN104359562B CN104359562B CN201410546324.5A CN201410546324A CN104359562B CN 104359562 B CN104359562 B CN 104359562B CN 201410546324 A CN201410546324 A CN 201410546324A CN 104359562 B CN104359562 B CN 104359562B
- Authority
- CN
- China
- Prior art keywords
- circuit
- current mirror
- infrared detector
- input
- reading
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Abstract
The invention discloses a kind of non-refrigerated infrared detector reading circuit of current mirror manner, the circuit is CTIA reading circuits, input circuit uses current mirror manner, current mirror is laid out the left and right two ends of online column circuits, metal wire of the current mirror ground wire using width more than 100 microns, current mirror adjustable side is designed with two regulation ports of coarse adjustment and fine setting;In integrating circuit, the multistage structure for amplifying that integrating capacitor is composed in parallel by three electric capacity;In output circuit, circuit CDS output ends follow structure using the low-power consumption N pipes by switch control.The advantage of the invention is that:Circuit input end reduces the complexity of detector technique making using current mirror manner;Input is designed with the working condition of two regulation ports of coarse adjustment and fine setting energy accurate adjustment system that not only expanded circuit to the scope of application of non-refrigeration infrared detector operating current again;Circuit it is low in energy consumption, multiplication factor multistage is adjustable, using sub-micron CMOS technology manufacture it is reproducible.
Description
Technical field
The present invention relates to Infrared Detectors reading circuit field, more particularly, to a kind of alignment non-refrigerated infrared detector
CMOS reading circuits are designed.
Background technology
Uncooled infrared detection technology is an important directions of Development of Infrared Technique from now on, particularly non-brake method technology
Development makes infrared hot camera technique expand to such as industrial monitoring thermometric, law enforcement drug law enforcement, safety precaution, medical treatment, health, sea to rescue
Help, navigating officer night vision strengthens the wide civil areas such as scope, its principle is that temperature change causes carrier concentration
With the change of mobility, so as to show the signal form of resistance variations, thus heat radiation is measured, typically using current offset
Mode, is changed by the voltage signal for reading non-refrigerated infrared detector two ends, the resistance variations of detector is drawn, so as to reflect
Go out the difference of amount of infrared radiation and be imaged, wherein reading circuit is the important component of non-refrigeration infrared detector component.
Carried out the work of this respect both at home and abroad at present, but in actual applications many aspects need it is further complete
It is kind.The CN 103900722A patents that Lv Jian of on April 18th, 2014 et al. is announced describe a kind of un-cooled infrared focal plane array
Reading circuit, including detector circuit, follows the parts such as circuit, subtraction circuit, integrating circuit, and circuit structure is complicated in itself, and
Need to design corresponding blind element detector to design reading circuit, increased the complexity of non-refrigerated infrared detector technique
Property, the current mirror input mode that the present invention is used overcomes needs design one-to-one blind element detector therewith, substantially reduces
The complexity that non-refrigerated infrared detector technique makes.The left and right two ends of online column circuits are laid out using current mirror and using low
Power consumption follows pipe, is effectively improved the indexs such as the linearity, the power consumption of circuit.
The content of the invention
It is an object of the invention to provide a kind of alignment non-refrigerated infrared detector CMOS reading circuits of current mirror manner,
Improve the design level of non-refrigerated infrared detector reading circuit.
A kind of alignment of high-performance non-refrigeration infrared detector 160 based on current mirror manner of present invention design reads electricity
Road, it is adjustable with multiplication factor multistage the need for 10K Ω~100K Ω resistance non-refrigerated infrared detectors signal reading can be met
Function, the signal for being adapted to different responsiveness detectors reads.The cellular construction of its circuit is as shown in figure 1, including current mirror pattern
Input stage, the CTIA of difference amplifier, CDS+N follows, export P follows.Fig. 2 is the current mirror of input stage, NM5 and NM1 structures
Into the input stage current mirror of coarse adjustment, NM4 and NM2 constitutes the input stage current mirror of fine setting.Va, vb are respectively coarse adjustment, fine setting outer end
Mouthful.Res is integral restrictor, is integrating state when level is high, is off state when level is low, and bolometer parts are non-brake method
The position of Infrared Detectors.Fig. 3 is CTIA structures, and C1, C2, C3 are three integrating capacitors, electric capacity on the basis of wherein C1, C2, C3
Controlled by select1, select2 respectively.Amplifier uses difference amplifier, in and out to terminate integrating capacitor, Differential Input
Another input termination ref, the voltage at ref ends must can just make circuit normal work more than the threshold voltage of N pipes.Fig. 4 is low work(
The CDS N of consumption are followed, and C6, C7 are sampling capacitance, and sha, shb and shaf, shbf are complementary pulse, the sampling of control signal.col
The output port of shift register is connect, alignment output signal is sequentially read out.
It is characterized in that:The circuit uses the reading circuit structure of current mirror input mode, without traditional and response element
One-to-one blind element detector design, can there is the complexity for reducing detector technique;The setting of input coarse adjustment, can expand electricity
To the scope of application of non-refrigerated infrared detector bias current, finely tuning the setting of port can accurately set the best effort of system on road
State;When domain is drawn, current mirror ground wire is more than 100 microns of metal wire using width and left and right two ends all set current mirror, energy
The heterogeneity of system is effectively reduced, the non-linear of its 160 alignment circuit is less than 1%;Three settings of integrating capacitor can be with
Make circuit that there is larger adaptability, meet different detector sensitivity requirements;Followed using first N, the export structure that rear P is followed
Can effectively increasing circuit output voltage swing.
Advantages of the present invention is as follows:
1. circuit input end uses current mirror manner, is set with the one-to-one blind element detector of response element without traditional
Meter, greatly reduces the complexity of detector technique making.
2. input is designed with two regulation ports of coarse adjustment and fine setting;Both circuit had been expanded to non-refrigeration infrared detector work
Make the scope of application of electric current, and the working condition of energy accurate adjustment system.
3. current mirror is laid out the left and right two ends of online column circuits, and when domain is drawn, ground wire is more than 100 microns using width
Metal wire, the non-thread performance of circuit is effectively improved, and the non-linear of its circuit of alignment 160 is less than 1%;
4. integrating capacitor is made up of tri- electric capacity of 10pF, 20pF, 20pF, is combined into multistage multiplication factor, enables circuit
Adapt to the requirement of different uncooled detector responsivenesses.
5. designed using the pipe that follows of low-power consumption, followed using first N, rear P is followed, both reduced the power consumption of circuit, increased again
The amplitude of oscillation of circuit is added.
6. non-refrigerated infrared detector reading circuit design is fabricated by using the sub-micron CMOS technology of standard, it is ensured that
The repeatability of chip manufacturing.
Brief description of the drawings
The non-refrigerated infrared detector reading circuit cellular construction figure of Fig. 1 current mirror manners.
The non-refrigerated infrared detector reading circuit current mirror portion structure chart of Fig. 2 current mirror manners.
The non-refrigerated infrared detector reading circuit CTIA part-structure figures of Fig. 3 current mirror manners.
The CDS N of the non-refrigerated infrared detector reading circuit low-power consumption of Fig. 4 current mirror manners follow structure chart.
Specific embodiment
Specific embodiment of the invention is described in further detail below in conjunction with the accompanying drawings:
Implementation method 1
This invention uses input for current mirror manner to design non-refrigerated infrared detector alignment reading circuit, its unit
As shown in figure 1, Vbias is to be added in voltage on uncooled detector (Bolo), the voltage can be visited structure chart according to non-brake method
The size for surveying device resistance does appropriate adjustment, and when uncooled detector resistance is in 50K Ω, Vbias may be set to 5V, when non-system
Cold detector resistance be less than 20K Ω when, Vbias can be turned down according to circumstances, but it is minimum can not be less than 3V, can otherwise cause difference to be put
The voltage of big device input is too low to make circuit normal work;Conversely, but uncooled detector resistance be more than 100K Ω when,
Vbias can be heightened according to circumstances, but highest will otherwise influence the performances such as the reliable life of circuit no more than 7V.Ref is poor
Divide amplifier input reference voltage, this voltage is starting voltage when CTIA is integrated, and is usually set to 1V, minimum to cannot be below N
The threshold voltage of pipe, otherwise distortion can occurs in the low side of signal.Ci is integrating capacitor, can be according to non-refrigerated infrared detector
The size of responsiveness is selected;For the detector signal for enabling alignment sequentially reads, CDS N need to be added in the output end of CTIA
Follow, behind reconnect P follow.Implementation method 2
The circuit uses current mirror manner in input, and the circuit structure of its current mirror manner is as shown in Fig. 2 due to NM4
Breadth length ratio be 10 times of NM5, so NM5 and NM1 constitutes the input stage current mirror of coarse adjustment control, NM4 and NM2 constitutes fine setting control
The input stage current mirror of system, va, vb are respectively coarse adjustment, fine setting external port.Res is integral restrictor, in integration shape when level is high
State, is off state when level is low, the drain electrode (upper end) of NM3 connects non-refrigerated infrared detector.When domain is drawn, current mirror cloth
The left and right two ends of the online column circuits of office, metal wire of the ground wire using width more than 100 microns.The alignment designed using the method
Its nonlinearity of 160 circuits is less than 1%.
The pipe reference dimension of current mirror portion is (unit is micron) as shown in the table.
Pipe | PM1 | PM2 | NM1 | NM2 | NM3 | NM4 | NM5 |
W/L | 12/3 | 12/3 | 90/3 | 90/3 | 6/3 | 800/1 | 80/1 |
Implementation method 3
The circuit is using the CTIA circuit structures of Differential Input as shown in figure 3, integrating capacitor is by tri- electric capacity of C1, C2, C3
Composition, size is respectively 10pF, 20pF, 20pF, and electric capacity on the basis of wherein C1, C2, C3 are controlled by select1, select2 respectively
System, different collectively form different amplification, and circuit adapts to the requirement of uncooled detector difference responsiveness.When
When select1, select2 are high, total integrating capacitor is 50pF, is suitable for the reading of responsiveness signal high, when
When select1, select2 are low, total integrating capacitor is 10pF, is suitable for the reading of low-response rate signal.Amplifier is adopted
With difference amplifier, in and out termination integrating capacitors, another input of Differential Input is reference voltage end ref.
The CMOS differential amplifier circuits use the Foldable cascade structure of Differential Input, the open loop that one-level is amplified
Gain has just exceeded 80dB, overcomes the shortcoming that two-stage differential amplifying circuit easily causes vibration, each of which pipe reference dimension
(unit is micron) as shown in the table.
Pipe | M0 | M5、M6 | M7、M14 | M13、M17 | M16、M18 | M1、M11 | reset |
W/L | 25/5 | 50/2 | 15/3 | 10/10 | 10/10 | 2/1 | 2/1 |
Implementation method 4
The output end of circuit is followed, is followed by the structure that P is followed using the N of elder generation CDS, and the output voltage swing of the structure is easy for
2V can be more than, the N of its CDS follows circuit structure as shown in figure 4, N follows part only to be opened when col ends are low level, has
Power consumption, when col ends are high level, N follows closing, almost idle, so total circuit is low-power consumption structure, power consumption very little,
The total power consumption of 160 alignment circuits is less than 100 milliwatts.The voltage at col ends is provided by shift register, controls 160 alignment signals
It is sequentially read out.
Sha and shb is two sampling pulses, and shaf, shbf are the complementary pulse of sha, shb, control the output end of CTIA
To electric capacity is used, the sampling time is respectively set as the initial value and completion value of CTIA integrations to signal transmission, and C6 and C7 is correspondence two
The sampling capacitance of individual sampling pulse, its size is 2pF, and other each pipe reference dimensions are (unit is micron) as shown in the table.
Pipe | NM6、NM | PM6、PM7 | NM8、NM9 | PM8、PM9 |
W/L | 3/0.6 | 6/0.6 | 32.5/1.2 | 65/1.2 |
Above by specific embodiment, the present invention is described, but the present invention is not limited to these specific implementations
Example.It will be understood by those skilled in the art that various modifications, equivalent, change etc. can also be made to the present invention, these conversion
Without departing from spirit of the invention, all should be within protection scope of the present invention.
Claims (1)
1. a kind of non-refrigerated infrared detector reading circuit of current mirror manner, described reading circuit is CTIA reading circuits,
Including input circuit, integrating circuit, output circuit, it is characterised in that:
Described input circuit uses current mirror manner, current mirror to be laid out the left and right two ends of online column circuits, and current mirror ground wire is adopted
Metal wire with width more than 100 microns, including NM5 and NM1 constitutes the input stage current mirror of coarse adjustment, and NM4 and NM2 constitutes fine setting
Input stage current mirror, current mirror adjustable side be designed with coarse adjustment and fine setting two regulation ports;
In described integrating circuit, the multistage structure for amplifying that integrating capacitor is composed in parallel by three electric capacity, different combinations are formed
Different multiplication factors;
In described output circuit, circuit CDS output ends follow structure using the low-power consumption N pipes by switch control, and circuit CDS is defeated
Go out behind end and meet P and follow.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201410546324.5A CN104359562B (en) | 2014-10-16 | 2014-10-16 | A kind of non-refrigerated infrared detector reading circuit of current mirror manner |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201410546324.5A CN104359562B (en) | 2014-10-16 | 2014-10-16 | A kind of non-refrigerated infrared detector reading circuit of current mirror manner |
Publications (2)
Publication Number | Publication Date |
---|---|
CN104359562A CN104359562A (en) | 2015-02-18 |
CN104359562B true CN104359562B (en) | 2017-06-27 |
Family
ID=52526845
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201410546324.5A Expired - Fee Related CN104359562B (en) | 2014-10-16 | 2014-10-16 | A kind of non-refrigerated infrared detector reading circuit of current mirror manner |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN104359562B (en) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104748864B (en) * | 2015-03-31 | 2017-10-13 | 中国科学院上海技术物理研究所 | A kind of CMOS infrared detector reading circuits suppressed by first dark current |
CN106706138B (en) * | 2017-01-19 | 2023-07-04 | 中国科学院上海技术物理研究所 | Phase self-compensating infrared detector reading circuit |
CN112556862B (en) * | 2020-11-05 | 2022-07-01 | 天津大学 | Large dynamic range, small area readout circuit using current mirror for mode switching |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6384413B1 (en) * | 1998-10-13 | 2002-05-07 | California Institute Of Technology | Focal plane infrared readout circuit |
CN101246047A (en) * | 2007-06-22 | 2008-08-20 | 电子科技大学 | Infrared focal plane array dark field current compensation circuit and method thereof |
CN102818637A (en) * | 2012-08-03 | 2012-12-12 | 中国科学院上海技术物理研究所 | CTIA (Capacitive Transimpedance Amplifier) structure input stage applicable to readout circuit of IRFPA (Infrared Focus Plane Arrray) |
CN203772424U (en) * | 2014-01-24 | 2014-08-13 | 比亚迪股份有限公司 | Infrared readout circuit |
CN204165656U (en) * | 2014-10-16 | 2015-02-18 | 中国科学院上海技术物理研究所 | The non-refrigerated infrared detector sensing circuit of current mirror manner |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI237515B (en) * | 2002-08-14 | 2005-08-01 | Rohm Co Ltd | Organic EL element drive circuit and organic EL display device using the same |
-
2014
- 2014-10-16 CN CN201410546324.5A patent/CN104359562B/en not_active Expired - Fee Related
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6384413B1 (en) * | 1998-10-13 | 2002-05-07 | California Institute Of Technology | Focal plane infrared readout circuit |
CN101246047A (en) * | 2007-06-22 | 2008-08-20 | 电子科技大学 | Infrared focal plane array dark field current compensation circuit and method thereof |
CN102818637A (en) * | 2012-08-03 | 2012-12-12 | 中国科学院上海技术物理研究所 | CTIA (Capacitive Transimpedance Amplifier) structure input stage applicable to readout circuit of IRFPA (Infrared Focus Plane Arrray) |
CN203772424U (en) * | 2014-01-24 | 2014-08-13 | 比亚迪股份有限公司 | Infrared readout circuit |
CN204165656U (en) * | 2014-10-16 | 2015-02-18 | 中国科学院上海技术物理研究所 | The non-refrigerated infrared detector sensing circuit of current mirror manner |
Non-Patent Citations (1)
Title |
---|
碲镉汞e-APD焦平面数字化读出电路设计;陈国强等;《红外与激光工程》;20140930;第43卷(第9期);第2800页右栏第1段,图5 * |
Also Published As
Publication number | Publication date |
---|---|
CN104359562A (en) | 2015-02-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN109632117B (en) | On-chip temperature detection method based on RC oscillator | |
CN104359562B (en) | A kind of non-refrigerated infrared detector reading circuit of current mirror manner | |
CN104251739B (en) | A kind of single capacitor correlated-double-sampling uncooled ir reading circuit | |
CN103913610B (en) | Current sampling circuit with temperature drifting compensation function | |
CN104660194B (en) | A kind of four input trsanscondutance amplifiers for fully differential Gm C wave filters | |
CN104748858B (en) | A kind of InGaAs short-wave infrareds detector signal processing system | |
WO2015055022A1 (en) | Touch sensing circuit and method thereof, touch screen and display device | |
CN104748864B (en) | A kind of CMOS infrared detector reading circuits suppressed by first dark current | |
CN104568169A (en) | Infrared focal plane reading circuit with offset cancelling function | |
CN204165656U (en) | The non-refrigerated infrared detector sensing circuit of current mirror manner | |
CN103913700B (en) | A kind of detection circuit of infrared focal plane read-out circuit | |
CN103684408A (en) | Capacitance-type sensor interface circuit | |
CN104253590A (en) | Fully differential operational amplifier modular circuit, analog-to-digital converter and readout integrated circuit | |
WO2014059850A1 (en) | Detection circuit for relative error voltage | |
CN206410790U (en) | Phase self compensation infrared detector reading circuit | |
KR20130006955A (en) | A temperature sensor with low power, high precision, and wide temperature range | |
CN103905037B (en) | A kind of host-guest architecture frequency calibration circuit for Gm-C wave filter | |
CN105352606A (en) | Reading circuit of uncooled infrared focal plane array detector | |
Maya-Hernández et al. | Low-power analog lock-in amplifier for high-resolution portable sensing systems | |
CN204514480U (en) | By the CMOS infrared eye sensing circuit that first dark current suppresses | |
CN207083064U (en) | A kind of reading circuit of non-refrigerating infrared focal plane | |
CN106706138B (en) | Phase self-compensating infrared detector reading circuit | |
CN116165420B (en) | Current detection circuit and device | |
Santosh et al. | Design of an on chip read-out circuit for piezo-resistive MEMS pressure sensor | |
CN116896364B (en) | Power-on reset detection circuit, integrated circuit and chip |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20170627 Termination date: 20211016 |
|
CF01 | Termination of patent right due to non-payment of annual fee |