CN104347504A - Manufacturing method of mixed signal integrated circuit - Google Patents
Manufacturing method of mixed signal integrated circuit Download PDFInfo
- Publication number
- CN104347504A CN104347504A CN201310344316.8A CN201310344316A CN104347504A CN 104347504 A CN104347504 A CN 104347504A CN 201310344316 A CN201310344316 A CN 201310344316A CN 104347504 A CN104347504 A CN 104347504A
- Authority
- CN
- China
- Prior art keywords
- oxide
- polysilicon
- polycrystalline
- photoresist
- ground floor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
Abstract
The invention provides a manufacturing method of a mixed signal integrated circuit. The manufacturing method comprises the following steps of according to a preset first process flow, forming a grid of a MOS (metal oxide semiconductor) tube, a polycrystalline high resistor and a lower electrode plate of a double-polycrystalline capacitor on a first polysilicon layer; according to a preset second process flow, forming an upper electrode plate of the double-polycrystalline capacitor on a second polysilicon layer; according to a preset third process flow, forming a source and drain area of the MOS tube. The manufacturing method has the advantages that the polycrystalline high resistor is formed on the first polysilicon layer, the source and drain area of the MOS tube is formed after the polycrystalline high resistor, and the high-temperature process is needed in the forming process of the source and drain area of the MOS tube and other process steps, so the ion doping in the polycrystalline resistor is fully activated, and the accuracy of the polycrystalline high resistor is improved.
Description
Technical field
The present invention relates to ic manufacturing technology, particularly relate to a kind of composite signal integrated circuits manufacture method.
Background technology
Polysilicon is the elemental silicon of silicon atom short distance order, longrange disorder arrangement, and the polysilicon of doping is conductor.In semiconductor integrated circuit, usually adopt polysilicon to make resistance, wherein the polysilicon resistance of square resistance comparatively large (being greater than 500 ohms/square) is referred to as polycrystalline high resistant.In semiconductor integrated circuit, also usually adopt polysilicon to make two polycrystalline electric capacity, namely adopt two-layer polysilicon respectively as the top crown of electric capacity and bottom crown, the interlayer between top crown and bottom crown is the dielectric layer of insulation.Metal-oxide-semiconductor (metal-oxid-semiconductor, metal-oxide semiconductor fieldeffect transistor), polycrystalline high resistant and two polycrystalline electric capacity are all the elementary cells of composite signal integrated circuits (Mixed Signal IC).
The required precision of composite signal integrated circuits to polycrystalline high resistant and two polycrystalline electric capacity is higher, in prior art, in the manufacture method of 0.5um composite signal integrated circuits, usual employing ground floor polysilicon makes the grid of metal-oxide-semiconductor, second layer polysilicon is adopted to make polycrystalline high resistant, adopt ground floor polysilicon and second layer polysilicon to make bottom crown and the top crown of two polycrystalline electric capacity respectively, concrete technology step is:
Step 1: deposit ground floor polysilicon: ground floor polysilicon is the polysilicon or unadulterated polysilicon (then carrying out high-concentration dopant to unadulterated polysilicon) that have adulterated;
Step 2: photoetching, etching, gets rid of unnecessary ground floor polysilicon, forms the polysilicon gate of metal-oxide-semiconductor and the bottom crown of two polycrystalline electric capacity;
Step 3: photoetching, ion implantation, forms the lightly-doped source drain region (LDD) of metal-oxide-semiconductor;
Step 4: the side wall (Spacer) forming metal-oxide-semiconductor;
Step 5: photoetching, ion implantation, annealing, forms the source-drain area (Source & Drain) of metal-oxide-semiconductor;
Step 6: dielectric layer deposited;
Step 7: the unadulterated second layer polysilicon of deposit, adopts the method for ion implantation to carry out light dope to second layer polysilicon, forms the polycrystalline silicon membrane of high value;
Step 8: photoetching, ion implantation, carries out high-concentration dopant to the subregion of second layer polysilicon, and the region of high-concentration dopant is the polycrystalline silicon membrane of low resistance;
Step 9: adopt photoetching, etch and unnecessary second layer polysilicon is got rid of, forms polycrystalline high resistant at the polysilicon film layer region of high value, forms the top crown of two polycrystalline electric capacity at low resistance polysilicon film layer region.
In existing composite signal integrated circuits manufacture method, owing to forming polycrystalline high resistant by second layer polysilicon, when forming polycrystalline high resistant, the source-drain area of MOS is formed, so higher temperature can not be adopted to anneal, otherwise metal-oxide-semiconductor can cause metal-oxide-semiconductor break-through or electric leakage due to source-drain area doping to the diffusion of polysilicon gate center, and thus cause the ion doping in second layer polycrystalline silicon membrane fully not activated, the precision of polycrystalline high resistant is lower.
Summary of the invention
The invention provides a kind of composite signal integrated circuits manufacture method, the technological deficiency that the composite signal integrated circuits precision for solving composite signal integrated circuits manufacture method manufacture in prior art is lower.
A kind of composite signal integrated circuits manufacture method provided by the invention, comprising:
According to the first technological process preset, ground floor polysilicon forms the bottom crown of the grid of metal-oxide-semiconductor, polycrystalline high resistant and two polycrystalline electric capacity;
According to the second technological process preset, second layer polysilicon forms the top crown of two polycrystalline electric capacity;
According to the 3rd technological process preset, form the source-drain area of metal-oxide-semiconductor.
Composite signal integrated circuits manufacture method provided by the invention, owing to forming polycrystalline high resistant at ground floor polysilicon, and the source-drain area of metal-oxide-semiconductor be formed in polycrystalline high resistant after, therefore formed in other processing steps such as metal-oxide-semiconductor source-drain area and need to adopt high-temperature technology, cause the ion doping in polycrystalline high resistant fully to be activated, the precision of how smart high resistant can be improved.
Accompanying drawing explanation
The flow chart of the composite signal integrated circuits manufacture method that Fig. 1 provides for first embodiment of the invention;
The flow chart of the composite signal integrated circuits manufacture method that Fig. 2 provides for second embodiment of the invention;
The flow chart of the composite signal integrated circuits manufacture method that Fig. 3 provides for third embodiment of the invention;
Fig. 4 is the particular flow sheet of the step 200 in method shown in Fig. 1;
Fig. 5 is the particular flow sheet of the step 300 in method shown in Fig. 1;
Fig. 6 is the particular flow sheet of the step 400 in method shown in Fig. 1;
The process drawing of the composite signal integrated circuits that Fig. 7-Figure 13 provides for the embodiment of the present invention.
Embodiment
The flow chart of the composite signal integrated circuits manufacture method that Fig. 1 provides for first embodiment of the invention.As shown in Figure 1, the composite signal integrated circuits manufacture method that the present embodiment provides, comprising:
Step 200, according to the first technological process preset, ground floor polysilicon forms the bottom crown of the grid of metal-oxide-semiconductor, polycrystalline high resistant and two polycrystalline electric capacity.
First technological process can be the concrete technology flow process in existing semiconductor integrated circuit manufacturing process, can be formed the bottom crown of the grid of MOS, polycrystalline high resistant and two polycrystalline electric capacity by techniques such as photoetching, etching, ion implantations on ground floor polysilicon.Wherein, the square resistance of polycrystalline high resistant is greater than 500 ohms/square, needs the light dope carrying out ion implantation on the first polysilicon layer, to make ground floor polysilicon forms high value region.
Step 300, according to the second technological process preset, second layer polysilicon forms the top crown of two polycrystalline electric capacity.
Second technological process can be the concrete technology flow process in existing semiconductor integrated circuit manufacturing process, can be formed the top crown of polycrystalline electric capacity by the technique such as photoetching, etching on second layer polysilicon.
Step 400, according to the 3rd technological process preset, forms the source-drain area of metal-oxide-semiconductor.
3rd technological process can be the concrete technology flow process in existing semiconductor integrated circuit manufacturing process, can pass through the source-drain area (Source & Drain) that the techniques such as photoetching, etching, ion implantation and annealing form metal-oxide-semiconductor, source-drain area is formed in the outside of side wall view field on substrate.
The composite signal integrated circuits manufacture method that the present embodiment provides, owing to forming polycrystalline high resistant at ground floor polysilicon, and the source-drain area of metal-oxide-semiconductor be formed in polycrystalline high resistant after, therefore formed in other processing steps such as metal-oxide-semiconductor source-drain area and need to adopt high-temperature technology, cause the ion doping in polycrystalline high resistant fully to be activated, the precision of how smart high resistant can be improved.
The flow chart of the composite signal integrated circuits manufacture method that Fig. 2 provides for second embodiment of the invention; As shown in Figure 2, on the basis of the first embodiment technical scheme, further, in step 200, according to the first technological process preset, before ground floor polysilicon is formed the bottom crown of the grid of metal-oxide-semiconductor, polycrystalline high resistant and two polycrystalline electric capacity, also comprise:
Step 101, substrate is formed field oxide and gate oxide.The techniques such as photoetching, etching and high-temperature oxydation specifically can be adopted to form field oxide and gate oxide in substrate top surface, and substrate is semi-conducting material, is specifically as follows the semi-conducting materials such as silicon, germanium or germanium silicon.
Step 102, described field oxide and gate oxide deposit ground floor polysilicon.
The flow chart of the composite signal integrated circuits manufacture method that Fig. 3 provides for third embodiment of the invention; As shown in Figure 3, on the basis of above-described embodiment technical scheme, further, in step 200, according to the first technological process preset, after ground floor polysilicon is formed the bottom crown of the grid of metal-oxide-semiconductor, polycrystalline high resistant and two polycrystalline electric capacity, and in step 300, according to the second technological process preset, before second layer polysilicon is formed the top crown of two polycrystalline electric capacity, can also comprise:
Step 210, adopts photoetching and ion implantation technology, and form the lightly-doped source drain region of metal-oxide-semiconductor, lightly-doped source drain region is positioned at the outside of grid view field on substrate.
Formed the lightly-doped source drain region (LDD) of metal-oxide-semiconductor by photoetching and ion implantation technology, wherein, ion implantation dosage is 1E13 ~ 1E14 atom/square centimeter.
Step 211, adopts deposit and dry etch process, forms the side wall of metal-oxide-semiconductor.
Step 212, dielectric layer deposited.Wherein, dielectric layer can be membranous layer of silicon oxide, or silicon nitride film layer, or the superimposed layer of membranous layer of silicon oxide and silicon nitride film layer.The thickness of dielectric layer can be 100 dust ~ 800 dusts.
Step 213, deposit second layer polysilicon on described dielectric layer.
Fig. 4 is the particular flow sheet of the step 200 in method shown in Fig. 1; Fig. 5 is the particular flow sheet of the step 300 in method shown in Fig. 1; Fig. 6 is the particular flow sheet of the step 400 in method shown in Fig. 1; As shown in Figure 4, in above-described embodiment technical scheme, further, step 200, according to the first technological process preset, ground floor polysilicon is formed the bottom crown of the grid of metal-oxide-semiconductor, polycrystalline high resistant and two polycrystalline electric capacity, specifically can comprise:
Step 201, adopt ion implantation technology to carry out light dope to described ground floor polysilicon, wherein, the dosage of ion implantation is 1E14 ~ 2E15 atom/square centimeter.The polysilicon of doping has resistance characteristic, and doping content is less, and the resistance of polysilicon is larger.Light dope is carried out to polysilicon, the polysilicon of high value can be formed, heavy doping is carried out to polysilicon, the polysilicon of low resistance can be formed.
Step 202, the surface of described ground floor polysilicon applies photoresist.Photoresist can adopt the photoresist often used in semiconductor fabrication process.
Step 203, removes the photoresist in the first predeterminable area by photoetching process, to expose the ground floor polysilicon of the first predeterminable area and to form window, retains the first predeterminable area with the photoresist of exterior domain.
Photoetching process is specially: cover mask board to explosure on a photoresist, ultra-clean and high pure chemical reagent is adopted to etch photoresist, by the Graphic transitions of mask plate on photoresist, expose the ground floor polysilicon of the first predeterminable area, retain the first predeterminable area with the photoresist of exterior domain simultaneously.
Step 204, injects ion, to form the heavily doped ground floor polysilicon of described first predeterminable area to described window; Wherein, the described dosage to described window injection ion is 2E15 ~ 2E16 atom/square centimeter.
Step 205, removes the photoresist covered on described ground floor polysilicon surface.
Step 206, the surface of described ground floor polysilicon applies photoresist again.
Step 207, retains the photoresist in the second predeterminable area by photoetching process, removes the second predeterminable area with the photoresist of exterior domain.
Step 208, etching technics is adopted to get rid of the second predeterminable area with the ground floor polysilicon of exterior domain, to form the bottom crown of grid and the two polycrystalline electric capacity being positioned at the metal-oxide-semiconductor of described first predeterminable area, and formation is positioned at the first predeterminable area with the polycrystalline high resistant of exterior domain.
Step 209, removes the photoresist covered on described ground floor polysilicon surface.
As shown in Figure 5, in above-described embodiment technical scheme, further, step 300, according to the second technological process preset, second layer polysilicon is formed the top crown of two polycrystalline electric capacity, specifically can comprise:
Step 301, the surface of described second layer polysilicon applies photoresist.
Step 302, retains the photoresist in the 3rd predeterminable area by photoetching, removes the photoresist in the region outside described 3rd predeterminable area.
Step 303, adopts etching technics to get rid of the second layer polysilicon in the region outside described 3rd predeterminable area.
Step 304, removes the photoresist covered on described second layer polysilicon surface, forms semi-finished product.
As shown in Figure 6, in above-described embodiment technical scheme, further, step 400, according to the 3rd technological process preset, forms the source-drain area of metal-oxide-semiconductor, specifically comprises:
Step 401, described half-finished surface applies photoresist.
Step 402, removes the photoresist in the 4th predeterminable area by photoetching and forms window, retains the 4th predeterminable area with the photoresist of exterior domain.This window-shaped is formed in side wall exterior lateral area.
Step 403, injects ion to described window, and wherein, the dosage injecting ion is 1E15 ~ 8E15 atom/square centimeter.
Step 404, removes the photoresist covered in described surface of semi-finished.
Step 405, high annealing, form the source-drain area of metal-oxide-semiconductor, annealing temperature is 800 ~ 1000 degrees Celsius, and annealing time is 30 ~ 120 minutes.
Preferably, the 4th predeterminable area comprises the region at described pair of polycrystalline electric capacity top crown place, to adulterate to the top crown of two polycrystalline electric capacity while the source-drain area forming metal-oxide-semiconductor.While formation metal-oxide-semiconductor source-drain area, the top crown of two polycrystalline electric capacity is adulterated, can operation be saved.
The process drawing of the composite signal integrated circuits that Fig. 7-Figure 13 provides for the embodiment of the present invention.The detailed process of the composite signal integrated circuits manufacture method manufacture composite signal integrated circuits that the preferred embodiment of the present invention provides is described in detail below in conjunction with Fig. 7-13:
Step 101, forms field oxide 11 and gate oxide 12 over the substrate 10.
Step 102, described field oxide 11 and gate oxide 12 deposits ground floor polysilicon 20, as shown in Figure 7.
Step 201, adopt ion implantation technology to carry out light dope to described ground floor polysilicon 20, wherein, the dosage of ion implantation is 1E14 ~ 2E15 atom/square centimeter.
Step 202, the surface of described ground floor polysilicon 20 applies photoresist.
Step 203, removes the photoresist in the first predeterminable area by photoetching process, to expose the ground floor polysilicon of the first predeterminable area and to form window, retains the first predeterminable area with the photoresist of exterior domain.
Step 204, injects ion, to form the heavily doped ground floor polysilicon of described first predeterminable area to described window; Wherein, the described dosage to described window injection ion is 2E15 ~ 2E16 atom/square centimeter.
Step 205, removes the photoresist covered on described ground floor polysilicon 20 surface.
Step 206, the surface of described ground floor polysilicon 20 applies photoresist again.
Step 207, retains the photoresist in the second predeterminable area by photoetching process, removes the second predeterminable area with the photoresist of exterior domain.
Step 208, etching technics is adopted to get rid of the second predeterminable area with the ground floor polysilicon of exterior domain, to form the bottom crown 23 of the grid 21 and two polycrystalline electric capacity being positioned at the metal-oxide-semiconductor of described first predeterminable area, formed and be positioned at the first predeterminable area with the polycrystalline high resistant 22 of exterior domain, as shown in Figure 8.Wherein the bottom crown 23 of grid 21 and two polycrystalline electric capacity is heavily doped region, and polycrystalline high resistant 22 is lightly doped region.
Step 209, removes the photoresist covered on described ground floor polysilicon surface.
Step 210, adopts photoetching and ion implantation technology, forms the lightly-doped source drain region (LDD) 13 of metal-oxide-semiconductor, injects ion through gate oxide to substrate 10, and lightly-doped source drain region 13 is positioned at the outside of grid 21 view field over the substrate 10, as shown in Figure 9.
Step 211, adopts deposit and dry etch process, forms the side wall 24 of metal-oxide-semiconductor, as shown in Figure 10.
Step 212, dielectric layer deposited 30, as shown in figure 11.
Step 213, deposit second layer polysilicon 40 on described dielectric layer 30, as shown in figure 12.
Step 301, the surface of described second layer polysilicon 40 applies photoresist.
Step 302, retains the photoresist in the 3rd predeterminable area by photoetching, removes the photoresist in the region outside described 3rd predeterminable area.
Step 303, adopts etching technics to get rid of the second layer polysilicon in the region outside described 3rd predeterminable area.
Step 304, removes the photoresist covered on described second layer polysilicon surface, forms semi-finished product.
Step 401, described half-finished surface applies photoresist.
Step 402, removes the photoresist in the 4th predeterminable area by photoetching and forms window, retains the 4th predeterminable area with the photoresist of exterior domain.
Step 403, injects ion to described window, and wherein, the dosage injecting ion is 1E15 ~ 8E15 atom/square centimeter.
Step 404, removes the photoresist covered in described surface of semi-finished.
Step 405, high annealing, form the source-drain area 14 of metal-oxide-semiconductor, annealing temperature is 800 ~ 1000 degrees Celsius, and annealing time is 30 ~ 120 minutes, as shown in figure 13.
4th predeterminable area can comprise the region at the top crown place of two polycrystalline electric capacity, to adulterate to the top crown 41 of two polycrystalline electric capacity while the source-drain area 14 forming metal-oxide-semiconductor, as shown in figure 13.
Last it is noted that above each embodiment is only in order to illustrate technical scheme of the present invention, be not intended to limit; Although with reference to foregoing embodiments to invention has been detailed description, those of ordinary skill in the art is to be understood that: it still can be modified to the technical scheme described in foregoing embodiments, or carries out equivalent replacement to wherein some or all of technical characteristic; And these amendments or replacement, do not make the essence of appropriate technical solution depart from the scope of various embodiments of the present invention technical scheme.
Claims (10)
1. a composite signal integrated circuits manufacture method, is characterized in that, comprising:
According to the first technological process preset, ground floor polysilicon forms the bottom crown of the grid of metal-oxide-semiconductor, polycrystalline high resistant and two polycrystalline electric capacity;
According to the second technological process preset, second layer polysilicon forms the top crown of two polycrystalline electric capacity;
According to the 3rd technological process preset, form the source-drain area of metal-oxide-semiconductor.
2. method according to claim 1, is characterized in that, the first technological process that described basis is preset, and before ground floor polysilicon is formed the bottom crown of the grid of metal-oxide-semiconductor, polycrystalline high resistant and two polycrystalline electric capacity, also comprises:
Substrate is formed field oxide and gate oxide;
Described field oxide and gate oxide deposit ground floor polysilicon.
3. method according to claim 1, it is characterized in that, the first technological process that described basis is preset, after ground floor polysilicon is formed the bottom crown of the grid of metal-oxide-semiconductor, polycrystalline high resistant and two polycrystalline electric capacity, the second technological process that described basis is preset, before second layer polysilicon is formed the top crown of two polycrystalline electric capacity, also comprise:
Adopt photoetching and ion implantation technology, form the lightly-doped source drain region of metal-oxide-semiconductor;
Adopt deposit and dry etch process, form the side wall of metal-oxide-semiconductor;
Dielectric layer deposited;
Deposit second layer polysilicon on described dielectric layer.
4. method according to claim 3, is characterized in that, described dielectric layer is membranous layer of silicon oxide, or silicon nitride film layer, or the superimposed layer of membranous layer of silicon oxide and silicon nitride film layer.
5. the method according to right 3 or 4, is characterized in that, the thickness of described dielectric layer is 100 ~ 800 dusts.
6. the method according to claim 1 or 2 or 3, is characterized in that, the first technological process that described basis is preset, and ground floor polysilicon is formed the bottom crown of the grid of metal-oxide-semiconductor, polycrystalline high resistant and two polycrystalline electric capacity, comprising:
Adopt ion implantation technology to carry out light dope to described ground floor polysilicon, wherein, the dosage of ion implantation is 1E14 ~ 2E15 atom/square centimeter;
The surface of described ground floor polysilicon applies photoresist;
Remove the photoresist in the first predeterminable area by photoetching process, to expose the ground floor polysilicon of the first predeterminable area and to form window, retain the first predeterminable area with the photoresist of exterior domain;
Ion is injected, to form the heavily doped ground floor polysilicon of described first predeterminable area to described window;
Remove the photoresist covered on described ground floor polysilicon surface;
The surface of described ground floor polysilicon applies photoresist again;
Retain the photoresist in the second predeterminable area by photoetching process, remove the second predeterminable area with the photoresist of exterior domain;
Adopt etching technics to get rid of the second predeterminable area with the ground floor polysilicon of exterior domain, with the bottom crown of the grid and two polycrystalline electric capacity that form the metal-oxide-semiconductor being positioned at described first predeterminable area, and formation is positioned at the first predeterminable area with the polycrystalline high resistant of exterior domain;
Remove the photoresist covered on described ground floor polysilicon surface.
7. method according to claim 6, is characterized in that, the described dosage to described window injection ion is 2E15 ~ 2E16 atom/square centimeter.
8. the method according to claim 1 or 2 or 3, is characterized in that, the second technological process that described basis is preset, and second layer polysilicon is formed the top crown of two polycrystalline electric capacity, comprising:
The surface of described second layer polysilicon applies photoresist;
Retain the photoresist in the 3rd predeterminable area by photoetching, remove the photoresist in the region outside described 3rd predeterminable area;
Etching technics is adopted to get rid of the second layer polysilicon in the region outside described 3rd predeterminable area;
Remove the photoresist covered on described second layer polysilicon surface, form semi-finished product.
9. method according to claim 8, is characterized in that, the 3rd technological process that described basis is preset, and the source-drain area forming metal-oxide-semiconductor comprises:
Described half-finished surface applies photoresist;
Remove the photoresist in the 4th predeterminable area by photoetching and form window, retaining the 4th predeterminable area with the photoresist of exterior domain;
Inject ion to described window, wherein, the dosage injecting ion is 1E15 ~ 8E15 atom/square centimeter;
Remove the photoresist covered in described surface of semi-finished;
High annealing, form the source-drain area of metal-oxide-semiconductor, annealing temperature is 800 ~ 1000 degrees Celsius, and annealing time is 30 ~ 120 minutes.
10. method according to claim 9, is characterized in that, described 4th predeterminable area comprises the region at described pair of polycrystalline electric capacity top crown place, to adulterate to the top crown of two polycrystalline electric capacity while the source-drain area forming metal-oxide-semiconductor.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201310344316.8A CN104347504A (en) | 2013-08-08 | 2013-08-08 | Manufacturing method of mixed signal integrated circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201310344316.8A CN104347504A (en) | 2013-08-08 | 2013-08-08 | Manufacturing method of mixed signal integrated circuit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN104347504A true CN104347504A (en) | 2015-02-11 |
Family
ID=52502827
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201310344316.8A Pending CN104347504A (en) | 2013-08-08 | 2013-08-08 | Manufacturing method of mixed signal integrated circuit |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN104347504A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106298654A (en) * | 2015-05-11 | 2017-01-04 | 北大方正集团有限公司 | The preparation method of metal-oxide power device and metal-oxide power device |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5908311A (en) * | 1996-07-25 | 1999-06-01 | National Semiconductor Corporation | Method for forming a mixed-signal CMOS circuit that includes non-volatile memory cells |
| JPH11204738A (en) * | 1998-01-19 | 1999-07-30 | Rohm Co Ltd | Manufacture of semiconductor device |
| CN1855528A (en) * | 2005-04-27 | 2006-11-01 | 上海华虹Nec电子有限公司 | Polysilicon-insulating layer-polysilicon capacitance, high-capacitant polysilicon device and its production |
| CN1971947A (en) * | 2005-11-22 | 2007-05-30 | 上海华虹Nec电子有限公司 | Flat capacitor structure and flat capacitor, grid and resistance forming technique method |
| CN101083265A (en) * | 2006-05-31 | 2007-12-05 | 万国半导体股份有限公司 | Formation of high sheet resistance resistors and high capacitance capacitors by a single polysilicon process |
| CN102087998A (en) * | 2009-12-04 | 2011-06-08 | 无锡华润上华半导体有限公司 | Dual polycrystalline structure device and manufacturing method thereof |
-
2013
- 2013-08-08 CN CN201310344316.8A patent/CN104347504A/en active Pending
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5908311A (en) * | 1996-07-25 | 1999-06-01 | National Semiconductor Corporation | Method for forming a mixed-signal CMOS circuit that includes non-volatile memory cells |
| JPH11204738A (en) * | 1998-01-19 | 1999-07-30 | Rohm Co Ltd | Manufacture of semiconductor device |
| CN1855528A (en) * | 2005-04-27 | 2006-11-01 | 上海华虹Nec电子有限公司 | Polysilicon-insulating layer-polysilicon capacitance, high-capacitant polysilicon device and its production |
| CN1971947A (en) * | 2005-11-22 | 2007-05-30 | 上海华虹Nec电子有限公司 | Flat capacitor structure and flat capacitor, grid and resistance forming technique method |
| CN101083265A (en) * | 2006-05-31 | 2007-12-05 | 万国半导体股份有限公司 | Formation of high sheet resistance resistors and high capacitance capacitors by a single polysilicon process |
| CN102087998A (en) * | 2009-12-04 | 2011-06-08 | 无锡华润上华半导体有限公司 | Dual polycrystalline structure device and manufacturing method thereof |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106298654A (en) * | 2015-05-11 | 2017-01-04 | 北大方正集团有限公司 | The preparation method of metal-oxide power device and metal-oxide power device |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN104882485A (en) | Thin film transistor and manufacturing method thereof | |
| CN102956492B (en) | Semiconductor structure and manufacture method thereof and MOS (metal oxide semiconductor) transistor and manufacture method thereof | |
| CN103928402A (en) | Semiconductor structure of sharing grid electrode and corresponding forming method | |
| JP2018522397A (en) | Fabrication of junction semiconductor structure using etch stop region | |
| CN104752513B (en) | A kind of method of the redundancy doping Flouride-resistani acid phesphatase metal-oxide-semiconductor field effect transistor prepared based on 65nm techniques | |
| KR20140015508A (en) | Semiconductor device | |
| CN105304489A (en) | Forming method of semiconductor device | |
| CN104752205A (en) | Semiconductor device and forming method thereof | |
| US10037914B2 (en) | Semiconductor transistor device and fabrication method thereof | |
| US20100276810A1 (en) | Semiconductor device and fabrication method thereof | |
| CN103137622B (en) | A kind of semiconductor device for high voltage integrated circuit and manufacture method thereof | |
| CN104347504A (en) | Manufacturing method of mixed signal integrated circuit | |
| CN104576532B (en) | The manufacture method of the integrated morphology of MOS transistor and polysilicon resistance electric capacity | |
| CN101320681B (en) | Methods for forming capacitor structures | |
| CN103165453B (en) | High dielectric metal gate MOS and manufacture method thereof | |
| CN102956704A (en) | Quasi-vertical power MOSFET and methods of forming the same | |
| CN105742166A (en) | Method for lowering leakage current of device | |
| CN103247528A (en) | Manufacturing method for metal-oxide-semiconductor field effect transistor (MOSFET) | |
| CN103426766B (en) | Pmos transistor and forming method thereof | |
| CN105870021A (en) | Fabrication method of metal oxide semiconductor transistor | |
| CN105762113A (en) | MOS circuit manufacturing method and MOS circuit | |
| CN104518024A (en) | Metal oxide semiconductor component and manufacturing method thereof | |
| CN105023831B (en) | The manufacturing method of polysilicon resistance in CMOS technology | |
| CN103426758B (en) | Deeply exhaust slot field-effect transistor and preparation method thereof | |
| CN105679829A (en) | MOS device and technique |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20150211 |