CN104269370B - Device for improving wafer edge defect - Google Patents
Device for improving wafer edge defect Download PDFInfo
- Publication number
- CN104269370B CN104269370B CN201410440477.1A CN201410440477A CN104269370B CN 104269370 B CN104269370 B CN 104269370B CN 201410440477 A CN201410440477 A CN 201410440477A CN 104269370 B CN104269370 B CN 104269370B
- Authority
- CN
- China
- Prior art keywords
- wafer
- pedestal
- edge
- gas
- thin film
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Chemical Vapour Deposition (AREA)
Abstract
The invention relates to the field of thin film deposition, in particular to a device for improving a wafer edge defect. The device comprises a base for containing a wafer. Blow holes are formed around the edge of the base. When the wafer is placed on the base for the thin film deposition technology, gas is blown to the edge of the wafer through the blow holes so as to improve the uniformity of the thickness of a thin film on the surface of the edge of the wafer, the defects formed when the edge of the wafer is likely to be peeled and fall down to an integrated circuit area due to the excessively thick wafer edge are reduced, the product yield is effectively improved, unnecessary cleaning processes are avoided, manpower and material resources are saved, and the product production efficiency is improved.
Description
Technical field
The present invention relates to thin film deposition field, and in particular to a kind of device for improving defects of wafer edge.
Background technology
With the development of integrated circuit technology, wafer specifications gradually develop to large scale, and 12 cun have been increasingly becoming integrated electricity
The main flow of road manufacture, it is following even to develop into 18 cun and more than 18 cun.The expansion of wafer size causes crystal round fringes accordingly
The expansion of area, the control to defects of wafer edge seem more important.
So-called defects of wafer edge, refers to that thin film (being particularly the poor thin film of some adhesions) is accumulated in crystal round fringes
(generally requiring through thin film deposition several times) to a certain extent after, internally occur to peel off in the presence of stress or external force,
If dropping to the device region on wafer, just becoming affects the defect of product yield, serious defect to result even in product rejection.
As shown in figure 1, after the thin film deposition processes of a period of time, due to edge response contact angle it is bigger, therefore can deposition of thick
The thicker thin film of degree, and the film thickness in other regions compare it is then relatively thin at marginal position.Traditional defects of wafer edge control
Method processed is possible peeling source to be removed by way of cleaning wafer edge, due to needing to increase special angle of inclination
Cleaning (bevel clean) technique, therefore the complexity of technological process can be increased, while increased manufacturing cost.
Fig. 2 is schematic diagram of the wafer in reaction chamber in prior art, and Fig. 3 is the signal of heating pedestal in prior art
Figure.A pedestal 100 with heating function is provided with chamber 150, wafer 101 on pedestal 100, is placed with.In pedestal 100
On be provided with a groove (wafer pocket), place wafer 101.In deposition process, radio frequency produces plasma gass
(plasma) be passed through to chamber 150, and wafer 101 heated using pedestal 100, thin film is formed on surface.
But in this process, the film thickness at 101 edge of wafer typically can be thicker, the structure shown in Fig. 1 is formed, with reaction
Constantly carry out, the thin film of edge can be increasingly thicker, and then may produce and peel off and be possible to fall to the device region in wafer,
And then affect product yield, even without producing peeling, the film thickness of crystal round fringes and middle part film thickness due to exist compared with
Big diversity, therefore certain impact can be caused on its device performance, and to be all that those skilled in the art are be reluctant above see
's.
The content of the invention
The invention provides a kind of device for improving defects of wafer edge, when thin film deposition is carried out, by wafer side
Edge purges noble gases, improves the thickness evenness of crystal column surface deposition film, and in order to realize the technique effect, the present invention is public
A kind of device for improving defects of wafer edge is opened, which includes：One is used to place the pedestal of wafer, and the susceptor edges surround and set
There is gas hole；
Wafer is placed on carry out thin film deposition processes on the pedestal when, by the gas hole to the wafer side
Edge purge gas, to improve the uniformity of crystal round fringes surface film thickness.
Above-mentioned device, wherein, a cavity is provided with the pedestal, by the gas hole by the gas pair in cavity
Crystal round fringes are purged.
Above-mentioned device, wherein, the external gas transfer pipeline of the cavity, the gas transfer pipeline are used to conveying lazy
Property gas is to the cavity.
Above-mentioned device, wherein, the noble gases are nitrogen.
Above-mentioned device, wherein, the susceptor edges are less than the pedestal central region.
Above-mentioned device, wherein, electrode, heater and thermocouple are embedded with the pedestal, and the heater is uniform
In the pedestal.
Above-mentioned device, wherein, the gas hole is purged to the crystal round fringes surface with non-parallel angle.
Above-mentioned device, wherein, the gas hole is purged to the crystal round fringes surface with vertical angle.
Can be effectively improved in thin film deposition processes are carried out using device of the present invention, crystal round fringes and other areas
The uniformity of the film thickness that domain covers, reduces the generation of defect, while unnecessary cleaning process can be reduced, has saved people
Power material resources, are conducive to improving production efficiency.
Description of the drawings
By reading the detailed description made to non-limiting example with reference to the following drawings, the present invention and its feature, outward
Shape and advantage will become more apparent upon.In whole accompanying drawings, identical labelling indicates identical part.Not deliberately proportionally
Draw accompanying drawing, it is preferred that emphasis is the purport of the present invention is shown.
Fig. 1 is the schematic diagram in crystal column surface deposition film back edge film thickness more than central region thickness；
Fig. 2 is schematic diagram of the wafer in reaction chamber in prior art；
Fig. 3 is the schematic diagram of heating pedestal in prior art；
A kind of side view of the device of improvement defects of wafer edge that Fig. 4 is provided for the present invention；
A kind of top view of improvement defects of wafer edge that Fig. 5 is provided for the present invention；
Fig. 6 is the schematic diagram using the present invention after crystal column surface deposition film.
Specific embodiment
In the following description, a large amount of concrete details are given to provide more thorough understanding of the invention.So
And, it is obvious to the skilled person that the present invention can be able to without the need for one or more of these details
Implement.In other examples, in order to avoid obscuring with the present invention, for some technical characteristics well known in the art do not enter
Row description.
In order to thoroughly understand the present invention, detailed step and detailed structure will be proposed in following description, so as to
Explaination technical scheme.Presently preferred embodiments of the present invention is described in detail as follows, but in addition to these detailed descriptions, this
Invention can also have other embodiment.
The invention provides a kind of device for improving defects of wafer edge, with reference to shown in Fig. 4 and Fig. 5, Fig. 4 is the device
Side view, Fig. 5 are the top view of the device, and which includes pedestal 100, and the pedestal 100 is used to place wafer 101, pedestal frontside edge
Around being provided with gas hole 109, wafer is placed on carry out thin film deposition processes on pedestal when, by gas hole 109 to wafer
Edge purge gas, to improve the uniformity of crystal round fringes surface film thickness.
In the present invention, an embodiment that is preferred but not merely limiting to is in pedestal 100 to be provided with a cavity
200, the gas in cavity 200 is purged to the edge of wafer 101 by gas hole 109.Meanwhile, the cavity 200 is external
One gas transfer pipeline 110, can convey the noble gases of process compatible carried out with reaction chamber by the gas transfer pipeline 110
To cavity 200, can be purged by the edge of wafer 101 of the gas hole 109 to placing on pedestal 100 afterwards.Here is selected
At utmost can avoid adversely affecting reaction because being passed through unnecessary gas with noble gases, while may also function as adjusting
The effect of chamber pressure and within the chamber gas homogeneity.In actual mechanical process, the gas stream of the conveying of gas transfer pipeline 110
The setting of amount is according to practical situation scalable, it is therefore an objective to ensure crystal round fringes not deposition film (or few deposition as far as possible), while brilliant
The thin film deposition of circle central region is unaffected.Preferably, the noble gases can select nitrogen (N2), nitrogen early has application to half
The every field of conductor production, Technical comparing are compatible, while cost is relatively low.It should be appreciated to those skilled in the art that
This is only a kind of preferably embodiment from nitrogen, other noble gases may also be employed in a practical situation and is passed through to this
It is bright to have no impact, will not be described here.
In the present invention, an embodiment that is preferred but not merely limiting to is to purge at the edge to wafer 101
When, gas hole 109 is purged to 101 edge surface of wafer with non-parallel angle, it is further preferred that purge gas and wafer
101 edge surfaces are perpendicular.It is perpendicular with 101 edge surface of wafer by the gas for ensureing purging, and then strengthen purge gas
Purging effort to 101 surface of wafer.
Fig. 4 is continued referring to, the edge of the pedestal 100 forms a boss, area less than the middle top region of pedestal 100
100 top surface of pedestal not in conventional art is provided with depression (i.e. wafer pocket), and pedestal of the present invention can be more
Plus the sufficient contact area for increasing by 101 edge of wafer and purge gas, and then it is thick further to improve the thin film of crystal round fringes
The uniformity of degree.
Electrode (not shown), heater 105 and thermocouple 107 are embedded with pedestal 100.Electrode passes through earth lead
108 ground connection (GND)；Heater 105 is uniformly located in pedestal 100, and external heating cable 106, for carrying out adding to wafer 101
Heat；And during heating, real-time temperature is detected using thermocouple 107, it is to avoid due to temperature it is too high or it is too low enter
And affect normal process production.
The direction of arrow shown in Fig. 4 is the direction that noble gases flow in cavity 200, when thin film deposition processes are carried out,
Noble gases are purged to the edge of wafer 101 by passage simultaneously, so even constantly carrying out with reaction, crystal round fringes
Film thickness and middle part surface film thickness will not also produce larger diversity, and then advantageously reduce due to crystal round fringes
Thin film it is thicker so as to being peeling and fall to the defect formed by integrated circuit area, improving product yield.
For example with PECVD (Plasma Enhanced Chemical Vapor Deposition, plasma enhancing
Learn gas deposition) deposition 50nm thickness silicon nitride as a example by, dominant response gas be NH3And SiH4.In traditional depositional mode
Under, the central region of wafer will deposit the silicon nitride film of 50nm or so, and crystal round fringes are bigger due to reaction contact angle, Jing
It is 60nm to cross and measure its thickness, while constantly carrying out with reaction, through other follow-up thin film deposition process, crystal round fringes
Thin film will be increasingly thicker, and be increasingly becoming defect source, the thin film at marginal position produces and peels off and wither and fall to circuit region
(such as static memory circuit region), defines defect.And pass through technical method proposed by the present invention, only need to be in passage correspondence
Body transfer pipeline in flow into a certain amount of nitrogen, to purge to crystal round fringes, and then improve crystal column surface position
The uniformity of deposited film thickness, after the completion of technique, forms the structure shown in Fig. 6, and the film thickness at its marginal position will not
It is blocked up, and then reduce the situation of defect generation.
In sum, due to present invention employs as above technical scheme, when thin film deposition is carried out, by gas hole toward crystalline substance
Rounded edge purges noble gases, and then is effectively improved in thin film deposition processes, the film thickness covered by crystal round fringes with it is brilliant
The excessive problem of circle middle part film thickness difference, and then reduce as crystal round fringes film thickness is blocked up so as to easily peel off
And fall to integrated circuit area the defect for being formed, effectively increase product yield, it is to avoid unnecessary cleaning process, save
Human and material resources, improves the production efficiency of product.
Above presently preferred embodiments of the present invention is described.It is to be appreciated that the invention is not limited in above-mentioned
Particular implementation, wherein the equipment and structure that do not describe in detail to the greatest extent are construed as giving reality with the common mode in this area
Apply；Any those of ordinary skill in the art, under without departing from technical solution of the present invention ambit, all using the disclosure above
Methods and techniques content make many possible variations and modification to technical solution of the present invention, or be revised as equivalent variations etc.
Effect embodiment, this has no effect on the flesh and blood of the present invention.Therefore, every content without departing from technical solution of the present invention, foundation
The technical spirit of the present invention still falls within the present invention to any simple modification made for any of the above embodiments, equivalent variations and modification
In the range of technical scheme protection.
Claims (7)
1. a kind of device for improving defects of wafer edge, it is characterised in that described device includes for placing the pedestal of wafer,
The susceptor edges surround and are provided with gas hole；
Wafer is placed on carry out thin film deposition processes on the pedestal when, blown to the crystal round fringes by the gas hole
Scavenging body, to improve the uniformity of crystal round fringes surface film thickness；
The gas hole is purged to the crystal round fringes surface with non-parallel angle.
2. device as claimed in claim 1 a, it is characterised in that cavity is provided with the pedestal, by the gas hole
Gas in cavity is purged to crystal round fringes.
3. device as claimed in claim 2, it is characterised in that the external gas transfer pipeline of the cavity, the gas are defeated
Pipeline is sent for conveying noble gases to the cavity.
4. device as claimed in claim 3, it is characterised in that the noble gases are nitrogen.
5. device as claimed in claim 1, it is characterised in that the susceptor edges are less than the pedestal central region.
6. device as claimed in claim 1, it is characterised in that electrode, heater and thermocouple are embedded with the pedestal, and
The heater is uniformly in the pedestal.
7. device as claimed in claim 1, it is characterised in that the gas hole is with vertical angle to the crystal round fringes surface
Purged.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410440477.1A CN104269370B (en) | 2014-09-01 | 2014-09-01 | Device for improving wafer edge defect |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410440477.1A CN104269370B (en) | 2014-09-01 | 2014-09-01 | Device for improving wafer edge defect |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN104269370A CN104269370A (en) | 2015-01-07 |
| CN104269370B true CN104269370B (en) | 2017-05-17 |
Family
ID=52160881
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201410440477.1A Active CN104269370B (en) | 2014-09-01 | 2014-09-01 | Device for improving wafer edge defect |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN104269370B (en) |
Families Citing this family (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105040097B (en) * | 2015-06-30 | 2018-05-01 | 上海华力微电子有限公司 | For the chemical vapor deposition process chamber and chemical vapor deposition method of wafer crystal edge |
| CN108624955B (en) * | 2017-03-16 | 2019-11-29 | 北京北方华创微电子装备有限公司 | Reaction chamber and epitaxial growth equipment |
| CN110809818B (en) * | 2017-08-30 | 2023-07-11 | 株式会社国际电气 | Protective plate, substrate processing apparatus, and method for manufacturing semiconductor device |
| CN111235551B (en) * | 2020-01-20 | 2022-05-27 | 北京北方华创微电子装备有限公司 | Susceptor for epitaxial apparatus and epitaxial growth apparatus |
| CN114075661B (en) * | 2020-08-14 | 2022-11-18 | 长鑫存储技术有限公司 | Semiconductor deposition method and semiconductor deposition system |
| CN117877958B (en) * | 2024-03-12 | 2024-05-07 | 上海谙邦半导体设备有限公司 | Semiconductor processing equipment |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6004631A (en) * | 1995-02-07 | 1999-12-21 | Seiko Epson Corporation | Apparatus and method of removing unnecessary matter and coating process using such method |
| JP2007051335A (en) * | 2005-08-18 | 2007-03-01 | Matsushita Electric Ind Co Ltd | Cvd system |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20040040663A1 (en) * | 2002-08-29 | 2004-03-04 | Ryujiro Udo | Plasma processing apparatus |
| US20060151116A1 (en) * | 2005-01-12 | 2006-07-13 | Taiwan Semiconductor Manufacturing Co., Ltd. | Focus rings, apparatus in chamber, contact hole and method of forming contact hole |
| JP5357639B2 (en) * | 2009-06-24 | 2013-12-04 | 株式会社日立ハイテクノロジーズ | Plasma processing apparatus and plasma processing method |
-
2014
- 2014-09-01 CN CN201410440477.1A patent/CN104269370B/en active Active
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6004631A (en) * | 1995-02-07 | 1999-12-21 | Seiko Epson Corporation | Apparatus and method of removing unnecessary matter and coating process using such method |
| JP2007051335A (en) * | 2005-08-18 | 2007-03-01 | Matsushita Electric Ind Co Ltd | Cvd system |
Also Published As
| Publication number | Publication date |
|---|---|
| CN104269370A (en) | 2015-01-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN104269370B (en) | Device for improving wafer edge defect | |
| TWI514445B (en) | Apparatus for chemical vapor deposition | |
| TW200510883A (en) | Low temperature process for TFTfabrication | |
| JP2009124113A5 (en) | ||
| TW200746356A (en) | Semiconductor integrated circuit device and method for manufacture thereof | |
| JP2010016183A (en) | Vapor-deposition growth device, and method of manufacturing epitaxial wafer | |
| CN107742603A (en) | A kind of crystal silicon solar battery graphite boat and its saturated process method | |
| CN106796867A (en) | For the upper dome of EPI chambers | |
| CN107585762A (en) | A kind of modification method of copper foil substrate graphene transfer | |
| CN110998787B (en) | Epitaxial coated semiconductor wafer made of monocrystalline silicon and method for producing the same | |
| WO2020072203A3 (en) | A thin film treatment process | |
| CN101728262B (en) | Surface heat treatment process used before measuring electrical resistivity of N-type silicon epitaxial slice | |
| CN101724911B (en) | Surface heat treatment process used before measuring electrical resistivity of P-type silicon epitaxial slice | |
| CN111235547B (en) | Chemical vapor deposition method | |
| SG11201811727WA (en) | Method and device for producing coated semiconductor wafers | |
| CN107331718B (en) | Double-waveband detector and preparation method based on indium selenide and gallium nitride | |
| Jiang et al. | Effects of rapid thermal annealing on LPCVD silicon nitride | |
| JP5105898B2 (en) | Silicon thin film deposition method | |
| CN102569564B (en) | Deposition method of SiOx passive film and LED (light emitting diode) chip with passive film | |
| US20170354999A1 (en) | Method for forming super water-repellent and super oil-repellent surface, and object manufactured thereby | |
| CN105489478B (en) | The regulation and control method of heavily doped phosphorus Substrate lamina extension transition region | |
| CN105244267B (en) | A kind of Ohmic contact method of silicon carbide PiN device | |
| CN108447772A (en) | A kind of manufacturing method of COOLMOS silicon epitaxial wafers | |
| CN102383197B (en) | Method for processing substrates with process gas | |
| CN107731959A (en) | A kind of crystal silicon solar batteries processing method |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |