CN104077249A - 运算处理设备、信息处理设备及控制信息处理设备的方法 - Google Patents

运算处理设备、信息处理设备及控制信息处理设备的方法 Download PDF

Info

Publication number
CN104077249A
CN104077249A CN201410086349.1A CN201410086349A CN104077249A CN 104077249 A CN104077249 A CN 104077249A CN 201410086349 A CN201410086349 A CN 201410086349A CN 104077249 A CN104077249 A CN 104077249A
Authority
CN
China
Prior art keywords
data
processing device
cluster
cache
control unit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201410086349.1A
Other languages
English (en)
Chinese (zh)
Inventor
青柳隆宏
池田吉朗
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Publication of CN104077249A publication Critical patent/CN104077249A/zh
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/0811—Multiuser, multiprocessor or multiprocessing cache systems with multilevel cache hierarchies
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/0815—Cache consistency protocols
    • G06F12/0817—Cache consistency protocols using directory methods
    • G06F12/0826—Limited pointers directories; State-only directories without pointers
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0804—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches with main memory updating
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/0815—Cache consistency protocols
    • G06F12/0817—Cache consistency protocols using directory methods
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/10—Providing a specific technical effect
    • G06F2212/1048—Scalability
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
CN201410086349.1A 2013-03-25 2014-03-10 运算处理设备、信息处理设备及控制信息处理设备的方法 Pending CN104077249A (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2013-062811 2013-03-25
JP2013062811A JP6036457B2 (ja) 2013-03-25 2013-03-25 演算処理装置、情報処理装置及び情報処理装置の制御方法

Publications (1)

Publication Number Publication Date
CN104077249A true CN104077249A (zh) 2014-10-01

Family

ID=51570018

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201410086349.1A Pending CN104077249A (zh) 2013-03-25 2014-03-10 运算处理设备、信息处理设备及控制信息处理设备的方法

Country Status (3)

Country Link
US (1) US20140289481A1 (enExample)
JP (1) JP6036457B2 (enExample)
CN (1) CN104077249A (enExample)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6515779B2 (ja) * 2015-10-19 2019-05-22 富士通株式会社 キャッシュ方法、キャッシュプログラム及び情報処理装置
CN106603674A (zh) * 2016-12-19 2017-04-26 广东欧珀移动通信有限公司 无线播放设备的通信方法、系统及移动终端
US11836523B2 (en) * 2020-10-28 2023-12-05 Red Hat, Inc. Introspection of a containerized application in a runtime environment
CN112732591B (zh) * 2021-01-15 2023-04-07 杭州中科先进技术研究院有限公司 一种缓存深度学习的边缘计算架构

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040215889A1 (en) * 2003-04-28 2004-10-28 International Business Machines Corporation Cache allocation mechanism for saving multiple elected unworthy members via substitute victimization and imputed worthiness of multiple substitute victim members
CN101192198A (zh) * 2006-12-01 2008-06-04 国际商业机器公司 在多处理器系统中高速缓存数据的方法和多处理器系统
CN101539888A (zh) * 2008-03-18 2009-09-23 富士通株式会社 信息处理装置、存储器控制方法以及存储器控制装置
US20100325367A1 (en) * 2009-06-19 2010-12-23 International Business Machines Corporation Write-Back Coherency Data Cache for Resolving Read/Write Conflicts

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7376799B2 (en) * 2005-07-21 2008-05-20 Hewlett-Packard Development Company, L.P. System for reducing the latency of exclusive read requests in a symmetric multi-processing system
JP5338375B2 (ja) * 2009-02-26 2013-11-13 富士通株式会社 演算処理装置、情報処理装置および演算処理装置の制御方法
JP2011150653A (ja) * 2010-01-25 2011-08-04 Renesas Electronics Corp マルチプロセッサシステム

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040215889A1 (en) * 2003-04-28 2004-10-28 International Business Machines Corporation Cache allocation mechanism for saving multiple elected unworthy members via substitute victimization and imputed worthiness of multiple substitute victim members
CN101192198A (zh) * 2006-12-01 2008-06-04 国际商业机器公司 在多处理器系统中高速缓存数据的方法和多处理器系统
CN101539888A (zh) * 2008-03-18 2009-09-23 富士通株式会社 信息处理装置、存储器控制方法以及存储器控制装置
US20100325367A1 (en) * 2009-06-19 2010-12-23 International Business Machines Corporation Write-Back Coherency Data Cache for Resolving Read/Write Conflicts

Also Published As

Publication number Publication date
JP6036457B2 (ja) 2016-11-30
US20140289481A1 (en) 2014-09-25
JP2014186675A (ja) 2014-10-02

Similar Documents

Publication Publication Date Title
JP4966205B2 (ja) 共有メモリコンピュータシステムにおける、所有されている複数のキャッシュブロックのライトバックの早期予測
CN108701092B (zh) 自愈粗粒探听过滤器
JP5367899B2 (ja) 低電力モード中にキャッシュされた情報を保存する技術
US7698508B2 (en) System and method for reducing unnecessary cache operations
US6704842B1 (en) Multi-processor system with proactive speculative data transfer
US9170946B2 (en) Directory cache supporting non-atomic input/output operations
US9372803B2 (en) Method and system for shutting down active core based caches
JPH10154100A (ja) 情報処理システム及び装置及びその制御方法
JP6040840B2 (ja) 演算処理装置、情報処理装置及び情報処理装置の制御方法
US10282295B1 (en) Reducing cache footprint in cache coherence directory
US10877890B2 (en) Providing dead-block prediction for determining whether to cache data in cache devices
EP3850490B1 (en) Accelerating accesses to private regions in a region-based cache directory scheme
JP2001282764A (ja) マルチプロセッサシステム
CN104077249A (zh) 运算处理设备、信息处理设备及控制信息处理设备的方法
CN118369651A (zh) 探测过滤器目录管理
US6678800B1 (en) Cache apparatus and control method having writable modified state
US7234028B2 (en) Power/performance optimized cache using memory write prevention through write snarfing
US20210397560A1 (en) Cache stashing system
JP6094303B2 (ja) 演算処理装置、情報処理装置及び情報処理装置の制御方法
JP2000267935A (ja) キヤッシュメモリ装置
KR102570030B1 (ko) 멀티프로세서 시스템 및 이의 데이터 관리 방법
JP2003150444A (ja) キャッシュメモリシステム
JPH1115731A (ja) キャッシュメモリ制御方式

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
WD01 Invention patent application deemed withdrawn after publication
WD01 Invention patent application deemed withdrawn after publication

Application publication date: 20141001