CN104051005A - Method and device for reducing bit line leakage current in floating gate memory - Google Patents
Method and device for reducing bit line leakage current in floating gate memory Download PDFInfo
- Publication number
- CN104051005A CN104051005A CN201310077020.4A CN201310077020A CN104051005A CN 104051005 A CN104051005 A CN 104051005A CN 201310077020 A CN201310077020 A CN 201310077020A CN 104051005 A CN104051005 A CN 104051005A
- Authority
- CN
- China
- Prior art keywords
- bit line
- gate memory
- floating
- leakage current
- line leakage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Semiconductor Memories (AREA)
Abstract
The invention discloses a method and a device for reducing a bit line leakage current in a floating gate memory. The method includes following steps: when an operation is carried out to a memory array, applying a corresponding operation voltage to a word line in a selected memory unit and applying a negative voltage to a word line in a non-selected memory unit, wherein the operation includes programming, reading and/or verification, and further the negative voltage is less than 0V and more than -3V and is preferably -1V. By means of the method for reducing the bit line leakage current in a floating gate memory, the bit line leakage current is reduced during programming, reading and/or verification, thereby increasing a precision and improving a reliability of a chip.
Description
Technical field
The present invention relates to technical field of data storage, relate in particular to a kind of method and device thereof that reduces floating-gate memory bit line leakage current.
Background technology
Remove/programming that floating-gate memory is non-volatile owing to having, erasable, and lower-cost feature, be therefore widely used.Floating-gate memory EEPROM, NAND Flash and the NOR Flash of main flow at present.
The technique basis of floating-gate memory is CMOS technique, and therefore floating-gate memory is the same with other CMOS integrated circuit has experienced the process that characteristic dimension is constantly dwindled.In this process, memory cell area constantly dwindles, and has brought memory capacity and close wide the improving constantly of storage.And the progress of encapsulation technology, the employing of multi-chip package technology (MutiChip Package, MCP), further increases the monolithic capacity of floating-gate memory.In feature size downsizing, occur storing long numeric data in a storage unit, further improve the capacity of storage.
In floating-gate memory, exist programming, read and the operator scheme such as checking, in these several operator schemes, all can occur the not selected cell of coupling influence of selected cell, make not selected cell in faint opening, increase the leakage current of bit line direction.
In prior art, floating-gate memory operator scheme as shown in Figure 1, in the storage array of floating-gate memory, each word line WL connects the grid end of each memory cell transistor in each memory word, each bit line BL connects the drain terminal of each memory cell transistor in each bank bit, and source connects the source according to all memory cell transistors in the P trap of floating-gate memory.Floating-gate memory principle of operation is: for the unit of choosing, on its word line WL He on bit line BL, all apply corresponding voltage; And for selected cell not, on WL, applying 0 voltage, bit line BL is floating empty; The source of all unit is received together jointly, and the common ground that is connected with the P trap (P-well) at array place.
There is certain defect in this traditional method of operating, due to coupling, the floating boom of selected cell can not be subject to the impact of adjacent selected cell word line WL and bit line BL voltage, rise to a positive potential, make not selected cell in faint conducting state, increase bit line BL leakage current, after chip density significantly improves, this effect is further obvious, reads and the accuracy of verification operation strengthening to have reduced in system power dissipation, even affects chip reliability.
Summary of the invention
The object of the invention is to propose a kind of method and device thereof that reduces floating-gate memory bit line leakage current, when can improving the precision of storer, increase the reliability of chip.
For reaching this object, the present invention by the following technical solutions:
A kind of method that reduces floating-gate memory bit line leakage current, comprise: in the time that the storage array of floating-gate memory is operated, on the word line of the storage unit of choosing, apply corresponding operating voltage, on the word line of not choosing storage unit, apply a negative voltage, wherein said operation comprises programming, reads and/or verifies.
Further, described negative voltage is less than 0 volt and be greater than negative 3 volts.
Further, described negative voltage is negative 1 volt.
According to same design of the present invention, the present invention also provides a kind of device that reduces floating-gate memory bit line leakage current, comprise voltage applying unit, for in the time that the storage array of floating-gate memory is operated, on the word line of the storage unit of choosing, apply corresponding operating voltage, on the word line of not choosing storage unit, apply a negative voltage, wherein said operation comprises programming, reads and/or verifies.
Further, described negative voltage is less than 0 volt and be greater than negative 3 volts.
Further, described negative voltage is negative 1 volt.
According to same design of the present invention, the present invention also provides a kind of floating-gate memory, comprises the device that reduces floating-gate memory bit line leakage current as above.
The present invention by applying a negative voltage on the word line of not choosing storage unit, with respect to legacy memory method of operating, can reduce programming, read and when various verification operation selected cell for the coupling influence of adjacent not selected cell, can reduce bit line BL leakage current and system power dissipation, can promote the accuracy that reads, verifies, can improve precision and increase the reliability of chip.
Brief description of the drawings
Fig. 1 is floating-gate memory operator scheme schematic diagram in prior art;
Fig. 2 is word line WL coupling influence schematic diagram in prior art;
Fig. 3 is prior art neutrality line BL coupling influence schematic diagram;
Fig. 4 is the operator scheme schematic diagram described in the specific embodiment of the invention one.
Embodiment
Current, along with reducing of characteristic dimension, the array density of floating-gate memory enlarges markedly, and coupling effect more highlights.In traditional floating-gate memory operator scheme, the operation of selected cell, the impact that can make adjacent not selected cell be coupled, increases the leakage current in bit line direction.Mainly be divided into following two large classes:
1, the impact of adjacent selected word line WL.As shown in Figure 2, in the storage array of floating-gate memory, each word line WL connects the grid end of each memory cell transistor in each memory word, and each bit line BL connects the drain terminal of each memory cell transistor in each bank bit, and source connects the source according to all memory cell transistors in the P trap of floating-gate memory.Programming, read and various verification operation in, can apply a positive voltage at the grid end of selected cell, and adjacent not selected cell can apply a no-voltage at grid end conventionally.Due to coupling, between the WL of the consecutive storage unit in Fig. 2 and floating boom (floating gate), can there is a coupling capacitance C who can not ignore, this makes not selected cell floating boom can not keep 0 current potential, but rises to a positive potential and keep always.When array density is larger, selected cell WL voltage rises when very fast, and coupling effect can be comparatively obvious, and now selected cell can be in a kind of faint conducting state, and this will directly cause bit line direction leakage current to increase.
2, the adjacent impact of choosing bit line BL.As shown in Figure 3, in the storage array of floating-gate memory, each word line WL connects the grid end of each memory cell transistor in each memory word, and each bit line BL connects the drain terminal of each memory cell transistor in each bank bit, and source connects the source according to all memory cell transistors in the P trap of floating-gate memory.Programming, read and various verification operation in, can apply a positive voltage at the drain terminal of selected cell, and adjacent not selected cell, drain terminal connects identical BL voltage, grid end ground connection conventionally.Due to coupling, between adjacent bit lines BL in Fig. 3 and floating boom (flaoting gate), can there is a coupling capacitance C who can not ignore, this makes the grid end of selected cell not can be subject to the impact of selected cell drain terminal, rises to a positive potential and keep within a period of time.When array density is larger, selected cell bit line BL voltage rises when very fast, and coupling effect can be comparatively obvious, and now selected cell can be in a kind of faint conducting state, and this will directly cause bit line direction leakage current to increase.Because the upper linkage unit of same bit line BL is more, leakage current will be multiplied.
Because the electric leakage in bit line direction can increase the power consumption that system is unnecessary, after electric leakage increases to a certain degree, can affect and read and the accuracy of various verification operations, even there is " soft programming " phenomenon, therefore, reduce bit line BL leakage current most important in floating-gate memory system.
Further illustrate technical scheme of the present invention below in conjunction with accompanying drawing and by embodiment.
Fig. 4 is prior art neutrality line BL coupling influence schematic diagram, as shown in Figure 4, in the storage array of floating-gate memory, each word line WL connects the grid end of each memory cell transistor in each memory word, each bit line BL connects the drain terminal of each memory cell transistor in each bank bit, and source connects the source according to all memory cell transistors in the P trap of floating-gate memory.Floating-gate memory.Compared with traditional mode of operation, in the time that storage array is operated, in the storage unit of choosing, apply corresponding operating voltage, and for unchecked storage unit, at its grid end, be on word line WL, to apply a negative voltage, offset thus coupling effect to the not impact of selected cell, reduce the leakage current in bit line BL direction.
Adopt method of the present invention, apply negative voltage at the word line WL of selected cell not, can make it in more reliable closed condition.In the time that selected cell is operated, even rise because coupling makes its adjacent not selected cell grid terminal potential, the negative voltage that also can apply with itself offsets, and makes not selected cell still in strict closed condition, there will not be large leakage current.Further, described negative voltage is less than 0 volt and be greater than negative 3 volts, is preferably negative 1 volt.
According to same design of the present invention, the present invention also provides a kind of device that reduces floating-gate memory bit line leakage current, comprise voltage applying unit, for in the time that storage array is operated, on the word line of the storage unit of choosing, apply corresponding operating voltage, on the word line of not choosing storage unit, apply a negative voltage.Further, described negative voltage is less than 0 volt and be greater than negative 3 volts, is preferably negative 1 volt.
The device that reduces floating-gate memory bit line leakage current described in the embodiment of the present invention, by apply a negative voltage on the word line of not choosing storage unit, with respect to legacy memory method of operating, can reduce programming, read and when various verification operation selected cell for the coupling influence of adjacent not selected cell, can reduce bit line BL leakage current and system power dissipation, can promote the accuracy that reads, verifies, can improve precision and increase the reliability of chip.
The foregoing is only preferred embodiment of the present invention, in order to limit the present invention, within the spirit and principles in the present invention not all, any amendment of doing, be equal to replacement, improvement etc., within all should being included in protection scope of the present invention.
Claims (7)
1. a method that reduces floating-gate memory bit line leakage current, is characterized in that, comprising:
In the time that the storage array of floating-gate memory is operated, on the word line of the storage unit of choosing, apply corresponding operating voltage, on the word line of not choosing storage unit, apply a negative voltage, wherein said operation comprises programming, reads and/or verifies.
2. the method that reduces floating-gate memory bit line leakage current as claimed in claim 1, is characterized in that, described negative voltage is less than 0 volt and be greater than negative 3 volts.
3. the method that reduces floating-gate memory bit line leakage current as claimed in claim 1, is characterized in that, described negative voltage is negative 1 volt.
4. one kind reduces the device of floating-gate memory bit line leakage current, it is characterized in that, comprise voltage applying unit, for in the time that the storage array of floating-gate memory is operated, on the word line of the storage unit of choosing, apply corresponding operating voltage, on the word line of not choosing storage unit, apply a negative voltage, wherein said operation comprises programming, reads and/or verifies.
5. the device that reduces floating-gate memory bit line leakage current as claimed in claim 1, is characterized in that, described negative voltage is less than 0 volt and be greater than negative 3 volts.
6. the device that reduces floating-gate memory bit line leakage current as claimed in claim 1, is characterized in that, described negative voltage is negative 1 volt.
7. a floating-gate memory, is characterized in that, comprises the device that reduces floating-gate memory bit line leakage current as described in one of claim 4 to 6.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201310077020.4A CN104051005A (en) | 2013-03-11 | 2013-03-11 | Method and device for reducing bit line leakage current in floating gate memory |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201310077020.4A CN104051005A (en) | 2013-03-11 | 2013-03-11 | Method and device for reducing bit line leakage current in floating gate memory |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN104051005A true CN104051005A (en) | 2014-09-17 |
Family
ID=51503729
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201310077020.4A Pending CN104051005A (en) | 2013-03-11 | 2013-03-11 | Method and device for reducing bit line leakage current in floating gate memory |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN104051005A (en) |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104681102A (en) * | 2015-03-10 | 2015-06-03 | 武汉新芯集成电路制造有限公司 | Method for detecting bit line defect of flash memory |
| CN106601304A (en) * | 2016-12-31 | 2017-04-26 | 合肥恒烁半导体有限公司 | Method for preventing electric leakage in checking process of NOR storage chips |
| CN106710629A (en) * | 2015-11-15 | 2017-05-24 | 华邦电子股份有限公司 | Non-volatile memory apparatus and operation method thereof |
| CN109920464A (en) * | 2017-12-12 | 2019-06-21 | 华邦电子股份有限公司 | NOR type flash memory device and its recovery and read method |
| CN113409865A (en) * | 2021-06-29 | 2021-09-17 | 芯天下技术股份有限公司 | Nonvolatile memory erasing method and device, electronic equipment and storage medium |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6067254A (en) * | 1999-05-19 | 2000-05-23 | Taiwan Semiconductor Manufacturing Company | Method to avoid program disturb and allow shrinking the cell size in split gate flash memory |
| US6285593B1 (en) * | 1998-12-31 | 2001-09-04 | Sandisk Corporation | Word-line decoder for multi-bit-per-cell and analog/multi-level memories with improved resolution and signal-to-noise ratio |
| CN102446552A (en) * | 2010-10-08 | 2012-05-09 | 台湾积体电路制造股份有限公司 | Structure and inhibited operation of flash memory with split gate |
-
2013
- 2013-03-11 CN CN201310077020.4A patent/CN104051005A/en active Pending
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6285593B1 (en) * | 1998-12-31 | 2001-09-04 | Sandisk Corporation | Word-line decoder for multi-bit-per-cell and analog/multi-level memories with improved resolution and signal-to-noise ratio |
| US6067254A (en) * | 1999-05-19 | 2000-05-23 | Taiwan Semiconductor Manufacturing Company | Method to avoid program disturb and allow shrinking the cell size in split gate flash memory |
| CN102446552A (en) * | 2010-10-08 | 2012-05-09 | 台湾积体电路制造股份有限公司 | Structure and inhibited operation of flash memory with split gate |
Cited By (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104681102A (en) * | 2015-03-10 | 2015-06-03 | 武汉新芯集成电路制造有限公司 | Method for detecting bit line defect of flash memory |
| CN104681102B (en) * | 2015-03-10 | 2018-08-14 | 武汉新芯集成电路制造有限公司 | The detection method of defect between bit line of flash memory |
| CN106710629A (en) * | 2015-11-15 | 2017-05-24 | 华邦电子股份有限公司 | Non-volatile memory apparatus and operation method thereof |
| CN106710629B (en) * | 2015-11-15 | 2019-11-26 | 华邦电子股份有限公司 | Nonvolatile memory device and its operating method |
| CN106601304A (en) * | 2016-12-31 | 2017-04-26 | 合肥恒烁半导体有限公司 | Method for preventing electric leakage in checking process of NOR storage chips |
| CN109920464A (en) * | 2017-12-12 | 2019-06-21 | 华邦电子股份有限公司 | NOR type flash memory device and its recovery and read method |
| US11635913B2 (en) | 2017-12-12 | 2023-04-25 | Winbond Electronics Corp. | NOR flash memory apparatus and recover and read method thereof |
| CN109920464B (en) * | 2017-12-12 | 2024-07-30 | 华邦电子股份有限公司 | NOR type flash memory device and recovery and reading method thereof |
| CN113409865A (en) * | 2021-06-29 | 2021-09-17 | 芯天下技术股份有限公司 | Nonvolatile memory erasing method and device, electronic equipment and storage medium |
| CN113409865B (en) * | 2021-06-29 | 2024-03-15 | 芯天下技术股份有限公司 | Nonvolatile memory erasing method and device, electronic equipment and storage medium |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101617371B (en) | Non-volatile semiconductor memory having multiple external power supplies | |
| US9490018B2 (en) | Extended select gate lifetime | |
| CN104051005A (en) | Method and device for reducing bit line leakage current in floating gate memory | |
| CN106155576B (en) | Storage management method, memory storage apparatus and memorizer control circuit unit | |
| CN105321562A (en) | Semiconductor memory device, memory system including the same, and operating method thereof | |
| US9472292B1 (en) | Semiconductor memory device | |
| CN102354530B (en) | EEPROM reading device used for passive UHF RFID chip | |
| CN103426477A (en) | Reading method and device of NOR Flash memory | |
| CN104376872A (en) | Method for processing erase interrupt of flash memory | |
| CN104751885A (en) | FLASH chip and erasure or programming method for responding to FLASH chip abnormal power-down | |
| US20180075915A1 (en) | High voltage switch circuit and semiconductor memory device including the same | |
| CN107393926B (en) | Flash memory unit, flash memory array and operation method thereof | |
| CN104051006A (en) | Method and device for reducing bit line leakage current in floating gate memory | |
| CN104050999A (en) | Word line drive device and word line drive method for supplying positive and negative high voltage for floating gate memory | |
| CN103000224A (en) | Method for erasing memory chip | |
| CN105225693B (en) | Virtual ground flash memory circuit | |
| CN102005249B (en) | OTP EPROM reading circuit | |
| CN105869666A (en) | Memory control circuit and memory | |
| CN204516363U (en) | A kind of novel NOR Flash decoding scheme | |
| CN104700893B (en) | NOR-type memory circuitry and operating method | |
| CN102394108A (en) | Programming verification optimization method for flash memory | |
| CN109935266B (en) | Memory cell leakage processing method and device and memory | |
| CN103871472A (en) | Column address decoding circuit of memory | |
| CN106653080A (en) | Flash memory and method for improving reliability of flash memory | |
| CN104299651B (en) | The bit line selecting pipe circuit of flash memory |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20140917 |