CN103941440A - Array substrate, display panel and displayer - Google Patents
Array substrate, display panel and displayer Download PDFInfo
- Publication number
- CN103941440A CN103941440A CN201310747000.3A CN201310747000A CN103941440A CN 103941440 A CN103941440 A CN 103941440A CN 201310747000 A CN201310747000 A CN 201310747000A CN 103941440 A CN103941440 A CN 103941440A
- Authority
- CN
- China
- Prior art keywords
- electrode wires
- electrode
- insulation course
- conductive layer
- sacrificial
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Liquid Crystal (AREA)
- Devices For Indicating Variable Information By Combining Individual Elements (AREA)
Abstract
The invention discloses an array substrate, a display panel and a displayer. The array substrate comprises a first electrode wire, a second electrode wire and a sacrifice electrode wire. By means of the mode that the sacrifice electrode wire covers the first electrode wire or the first electrode wire covers the sacrifice electrode wire, and a step-like structure is formed on the overlapping area of the first electrode wire and the sacrifice electrode wire, electrostatic discharge occurs more easily between the sacrifice electrode wire and the first electrode wire, static electricity on the first electrode wire is consumed so as to reduce the probability of static electricity damage occurring between the second electrode wire and the first electrode wire, and the ability of the array substrate to resist static electricity release is improved.
Description
Technical field
The present invention relates to electrostatic defending technical field, more particularly, relate to a kind of array base palte, display panel and display.
Background technology
Display panel mainly comprises two large classes: LCD display panel (Liquid Crystal Display, display panels) and OLED display panel (Organic Light-Emitting Diode, Organic Light Emitting Diode), TFT(Thin Film Transistor, Thin Film Transistor (TFT)) substrate is array base palte, as the core component of display panel, it is particularly important that its performance seems.But, often there is damage by static electricity phenomenon in the anti-static electrictity release ability of existing array base palte.
Summary of the invention
As described in background,, often there is damage by static electricity phenomenon in the anti-static electrictity release ability of existing array base palte.Cause the main cause of existing this phenomenon to have, on array base palte, comprise multiple conductive layers, between electrode wires in two adjacent conductive layers, there is the overlapping region of multiple insulation, in the time that the static content of two overlapping electrode wires accumulation acquires a certain degree, will be at the overlapping region generation damage by static electricity of two electrode wires, thus cause the work of array base palte bad.
In view of this, the invention provides a kind of array base palte, display panel and display, comprise by consuming the static in the first electrode wires, to reduce to occur between the second electrode wires and the first electrode wires the probability of damage by static electricity.
For achieving the above object, the invention provides following technical scheme:
A kind of array base palte, comprising:
The first conductive layer, comprises one first electrode wires;
The second conductive layer, comprises one second electrode wires, and described the second electrode wires and described the first electrode wires are overlapping at the first overlapping region, and in described the first overlapping region insulation; And,
The sacrificial electrode line all insulating with described the first electrode wires and the second electrode wires;
Wherein, described sacrificial electrode line and described the first electrode wires are overlapping at the second overlapping region, have insulation course between the two, and described insulation course is covered by described the first electrode wires or described sacrificial electrode line,
And described insulation course comprises:
Directly cover the first area of the end face of the electrode wires being covered by described insulation course; And,
Directly cover the second area of the described at least one side in both sides, electrode wires bottom surface being covered by described insulation course, and the junction of described first area and described second area is step-like structure.
Preferably, described the first conductive layer is positioned at described the second conductive layer below, and described insulation course is covered by described the first electrode wires, and the described electrode wires being covered by described insulation course is for being sacrificed electrode wires.
Preferably, described the first conductive layer is positioned at described the second conductive layer below, and described insulation course is covered by described sacrificial electrode line, and the described electrode wires being covered by described insulation course is described the first electrode wires.
Preferably, described the second conductive layer comprises described sacrificial electrode line.
Preferably, described the first conductive layer is positioned at described the second conductive layer top, and described insulation course is covered by described sacrificial electrode line, and the described electrode wires being covered by described insulation course is described the first electrode wires.
Preferably, described the first conductive layer is positioned at described the second conductive layer top, and described insulation course is covered by described the first electrode wires, and the described electrode wires being covered by described insulation course is for being sacrificed electrode wires.
Preferably, described the second conductive layer comprises described sacrificial electrode line.
Preferably, the side of the described electrode wires being covered by described insulation course is zigzag fashion.
Preferably, described sacrificial electrode line arranges for suspending.
Preferably, described the first electrode wires is arbitrary metal routing in data line, sweep trace, clock cable.
Preferably, described the second electrode wires is arbitrary metal routing in data line, sweep trace, clock cable.
A kind of display panel, described display panel comprises above-mentioned array base palte.
A kind of display, described display comprises above-mentioned display panel.
Compared with prior art, technical scheme provided by the present invention has the following advantages:
Array base palte provided by the present invention, display panel and display, comprise the first electrode wires, the second electrode wires and sacrificial electrode line, wherein, cover the first electrode wires by sacrificial electrode line, or, the first electrode wires covers sacrificial electrode line, and the overlapping region at both forms step-like structure, making, between sacrificial electrode line and the first electrode wires, static more easily occurs discharges, thereby consume the static in the first electrode wires, to reduce to occur between the second electrode wires and the first electrode wires the probability of damage by static electricity, improve the anti-static electrictity release ability of array base palte.
Brief description of the drawings
In order to be illustrated more clearly in the embodiment of the present invention or technical scheme of the prior art, to the accompanying drawing of required use in embodiment or description of the Prior Art be briefly described below, apparently, accompanying drawing in the following describes is only some embodiments of the present invention, for those of ordinary skill in the art, do not paying under the prerequisite of creative work, can also obtain according to these accompanying drawings other accompanying drawing.
Structural representation between one the first electrode wires, the second electrode wires and sacrificial electrode line that Fig. 1 a provides for the embodiment of the present application;
Fig. 1 b is the sectional drawing along AA ' line in Fig. 1 a;
Structural representation between another kind the first electrode wires, the second electrode wires and sacrificial electrode line that Fig. 2 a provides for the embodiment of the present application;
Fig. 2 b is the sectional drawing along AA ' line in Fig. 2 a;
Structural representation between another first electrode wires, the second electrode wires and sacrificial electrode line that Fig. 3 a provides for the embodiment of the present application;
Fig. 3 b is the sectional drawing along AA ' line territory in Fig. 3 a;
Structural representation between another first electrode wires, the second electrode wires and sacrificial electrode line that Fig. 4 a provides for the embodiment of the present application;
Fig. 4 b is the sectional drawing along AA ' line in Fig. 4 a.
Embodiment
For object of the present invention, feature and advantage can be become apparent more, below in conjunction with accompanying drawing, the specific embodiment of the present invention is described in detail.
A lot of details are set forth in the following description so that fully understand the present invention, but the present invention can also adopt other to be different from alternate manner described here and implement, those skilled in the art can do similar popularization without prejudice to intension of the present invention in the situation that, and therefore the present invention is not subject to the restriction of following public specific embodiment.
Secondly, the present invention is described in detail in conjunction with schematic diagram, in the time that the embodiment of the present invention is described in detail in detail; for ease of explanation; represent that the sectional view of device architecture can disobey general ratio and do local amplification, and described schematic diagram is example, it should not limit the scope of protection of the invention at this.In addition in actual fabrication, should comprise, the three-dimensional space of length, width and the degree of depth.
The embodiment of the present application provides a kind of array base palte, comprise the first electrode wires, the second electrode wires and sacrificial electrode line, between the first electrode wires and the second electrode wires, there is the first overlapping region, the first electrode wires and sacrificial electrode line have the second overlapping region, discharge by there is static between the first electrode wires and sacrificial electrode line, to reduce to occur between the first electrode wires and the second electrode wires the probability of damage by static electricity.
Various structures between the first electrode wires, the second electrode wires and the sacrificial electrode line embodiment of the present invention being provided in conjunction with Fig. 1 a～4b is specifically described.
Array base palte comprises:
The first conductive layer, comprises one first electrode wires 1;
The second conductive layer, comprises that one second electrode wires 2, the second electrode wires 2 and the first electrode wires 1 are at the first overlapping region overlapping (with reference to the overlapping region of a-quadrant), and in the first overlapping region insulation; And,
With the sacrificial electrode line 3 that the first electrode wires 1 and the second electrode wires 2 all insulate, sacrificial electrode line 3 arranges for suspending, and under normal circumstances, sacrificial electrode line 3 is not electrically connected with any other device.
Wherein, sacrificial electrode line 3 and the first electrode wires 1, at the second overlapping region overlapping (with reference to the overlapping region in B region), have insulation course 4 between the two, and insulation course 4 is covered by the first electrode wires 1 or sacrificial electrode line 3,
And insulation course 4 comprises:
Directly cover the first area 41 of the end face of the electrode wires that is insulated layer 4 covering; And,
Directly cover the second area 42 of at least one side of the both sides, electrode wires bottom surface that are insulated layer 4 covering, and first area 41 is step-like structure with the junction of second area 42.
In the time that any one first electrode wires of array base palte and the second electrode wires have the first overlapping region, and no matter (the first electrode wires is positioned at the second electrode wires top to the position relationship between the first electrode wires and the second electrode wires, or the second electrode wires is positioned at the first electrode wires top), the structure that all can adopt the embodiment of the present application to provide, form a sacrificial electrode line and the first electrode wires overlapping at the second overlapping region, and the insulation course of between lateral section has ledge structure, can make, between sacrificial electrode line and the first electrode wires, point discharge occurs, and then discharge the static in the first electrode wires.
And for sacrificial electrode line, it can be formed at the top of the first electrode wires, equally also can be formed at the below of the first electrode wires, do not do concrete restriction for the upper-lower position relation of itself and the first electrode wires.
Concrete, shown in figure 1a and 1b, structural representation between one the first electrode wires, the second electrode wires and sacrificial electrode line that Fig. 1 a provides for the embodiment of the present invention, Fig. 1 b is the sectional drawing along AA ' region in Fig. 1 a, wherein, the first conductive layer is positioned at the below of the second conductive layer, and the first electrode wires 1 is positioned at the below of the second electrode wires 2, insulation course 4 is covered by the first electrode wires 1, is insulated the electrode wires of layer 4 covering for being sacrificed electrode wires 3.That is to say, as shown in Fig. 1 a-1b, in B region, be positioned under the first electrode 1 at sacrificial electrode line 3, insulation course 4 is between the first electrode wires 1 and sacrificial electrode line 3.
Said structure is sacrificial electrode line 3 and is positioned at the situation of the first electrode wires 1 below, insulation course 4 directly covers the first area 41 of the end face of sacrificial electrode line 3, and there are two step-like structures between the direct second area 42 that covers sacrificial electrode line 3 both sides, bottom surface of insulation course 4, the first electrode wires 1 covers insulation course 4 in B region, and then and sacrificial electrode line 3 between the discharging structure (with reference to two arrow indication regions in figure 1b) that tapers off to a point.Discharge by there is static between sacrificial electrode line 3 and the first electrode wires 1, thereby reduce the static content in the first electrode wires 1, and then reduce to occur between the first electrode wires 1 and the second electrode wires 2 probability of damage by static electricity.
With respect to the structure in Fig. 1 a and 1b, on basis below the first conductive layer is positioned at the second conductive layer, sacrificial electrode line can also be positioned at the top of the first electrode wires, concrete with reference to shown in figure 2a and 2b, another kind the first electrode wires that Fig. 2 a provides for the embodiment of the present application, structural representation between the second electrode wires and sacrificial electrode line, Fig. 2 b is the sectional drawing along AA ' region in Fig. 2 a, wherein, the first conductive layer is positioned at the below of the second conductive layer, the first electrode wires 1 is positioned at the below of the second electrode wires 2, insulation course 4 is sacrificed electrode wires 3 and covers, the electrode wires that is insulated layer 4 covering is the first electrode wires 1, that is to say, as shown in Fig. 2 a-2b, in B region, be positioned on the first electrode 1 at sacrificial electrode line 3, insulation course 4 is between the first electrode wires 1 and sacrificial electrode line 3.
Said structure is the situation that sacrificial electrode line 3 is positioned at the first electrode wires 1 top.In structure shown in Fig. 2 a and 2b, more preferred, below the first conductive layer is positioned at the second conductive layer, and sacrificial electrode line 3 is while being positioned at the top of the first electrode wires 1, and the second conductive layer comprises sacrificial electrode line 3.That is to say that sacrificial electrode line 3 and the second electrode wires 2 are formed at same conductive layer, making in the process of array base palte, only mask plate need be changed, not only without increasing extra cost, and also simple for production.
At Fig. 1 a, 1b, in two embodiment shown in 2a and 2b, the second overlapping region of sacrificial electrode line 3 and the first electrode wires 1, it (is that second area 42 comprises two sub regions that the first area 41 of insulation course 4 and the junction of second area 42 have formed two step-like structures, two sub regions lay respectively at the both sides of the electrode wires that is insulated layer 4 covering), from but between sacrificial electrode line 3 and the first electrode wires 1, form the point discharge structure in two regions, improve the ability that static discharges, discharge faster the static in the first electrode wires 1, reduce greatly to occur between the first electrode wires 1 and the second electrode wires 2 probability of damage by static electricity.
In addition, the first area 41 of insulation course 4 and the junction of second area 42 can form a step-like structure (being the side that second area 42 is positioned at the electrode wires that is insulated layer 4 covering) equally.
Below in conjunction with the diagram of Fig. 3 a～4b, the first conductive layer is positioned to the second conductive layer top, and the situation that second area 42 is positioned at a side that is insulated the electrode wires that layer 4 covers is specifically described.
Shown in figure 3a and 3b, another kind the first electrode wires providing for the embodiment of the present application, structural representation between the second electrode wires and sacrificial electrode line, Fig. 3 b is the sectional drawing along AA ' region in Fig. 3 a, wherein, the first conductive layer is positioned at the second conductive layer top, the first electrode wires 1 is positioned at the top of the second electrode wires 2, insulation course 4 is sacrificed electrode wires 3 and covers, the electrode wires that is insulated layer 4 covering is the first electrode wires 1, that is to say, as shown in Fig. 3 a-3b, in B region, be positioned on the first electrode 1 at sacrificial electrode line 3, insulation course 4 is between the first electrode wires 1 and sacrificial electrode line 3.
In conjunction with Fig. 3 a and 3b, insulation course 4 just covers the first electrode wires 1 one sides, and first electrode wires 1 at whole end faces or the part end face in B region, for this kind of situation, discharging structure (being to form step-like structure on insulation course 4) can taper off to a point equally between sacrificial electrode line 3 and the first electrode wires 1, with reference to the arrow points region shown in figure 3b, be point discharge structure.
In addition, shown in figure 4a and 4b, another kind the first electrode wires providing for the embodiment of the present application, structural representation between the second electrode wires and sacrificial electrode line, Fig. 4 b is the sectional drawing along AA ' region in Fig. 4 a, wherein, the first conductive layer is positioned at the second conductive layer top, the first electrode wires 1 is positioned at the top of the second electrode wires 2, insulation course 4 is covered by the first electrode wires 1, the electrode wires that is insulated layer 4 covering is sacrificial electrode line 3, that is to say, as shown in Fig. 4 a-4b, in B region, be positioned under the first electrode 1 at sacrificial electrode line 3, insulation course 4 is between the first electrode wires 1 and sacrificial electrode line 3, be that sacrificial electrode line 3 is positioned at insulation course 4 belows.
Same, in structure shown in Fig. 4 a and 4b, insulation course 4 has just covered a side of sacrificial electrode line 3, and sacrificial electrode line 1 is at whole end faces or the part end face in B region.Situation with respect to sacrificial electrode line 3 in 3a and 3b above the first electrode wires 1, in Fig. 4 a and 4b, sacrificial electrode line 3 is positioned at the below of the first electrode wires 1, therefore the second conductive layer comprises sacrificial electrode line 3, be formed at the second conductive layer by sacrificial electrode line 3, be that sacrificial electrode 3 can have identical material same layer to make with the second electrode 2, in the time making array base palte, only need change mask plate, simple and convenient.
It should be noted that, insulation course between sacrificial electrode line and the first electrode wires providing for the above-mentioned all embodiment of the application, its covering is insulated a layer side of the electrode wires covering or the situation of dual-side, be applicable to the first conductive layer and be positioned at above or below the second conductive layer, and sacrificial electrode line is positioned at the combination in any scheme above or below the first electrode wires.Discharging structure (the first area of insulation course and the junction of second area are step-like structure) between the two only need to taper off to a point between sacrificial electrode line and the first electrode wires, can discharge by there is static between sacrificial electrode line and the first electrode wires, reduce the static content in the first electrode wires, and then reduce to occur between the first electrode wires and the second electrode wires the probability of damage by static electricity.
Based on above-mentioned object, by point discharge structure, the static in the first electrode wires is released on the sacrificial electrode line overlapping with it, therefore need to increase the ability of sacrificial electrode line and the release of the first electrode wires generation static.Optionally, the bearing of trend of the bearing of trend of sacrificial electrode line and the first electrode wires is set to equidirectional, can be in the situation that not changing original array base palte, by extending sacrificial electrode line, by the enlarged areas of sacrificial electrode line, and then the electrostatic accumulation amount of increase sacrificial electrode line, the ability that between sacrificial electrode line and the first electrode wires, static discharges improved, farthest discharge the static in the first electrode wires, reduce, between the first electrode wires and the second electrode wires, damage by static electricity probability occurs;
The thickness of sacrificial electrode line can also be increased, so that the static content accumulating on sacrificial electrode line increases, improve the amount that between sacrificial electrode line and the first electrode wires, static discharges, further reduce to occur between the first electrode wires and the second electrode wires the probability of damage by static electricity.
More preferred, side for the electrode wires that is insulated layer covering is zigzag fashion, by increasing the area in step-like structure region between sacrificial electrode line and the first electrode wires, to improve the amount of carrying out static release between sacrificial electrode line and the first electrode wires, reduce the probability that damage by static electricity occurs between the first electrode wires and the second electrode wires.
In addition, can also carry out particular design to the first overlapping region of the first electrode wires and the second electrode wires, between the first electrode wires and the second electrode wires, remove and there is necessary insulation course, be generally beyond silicon nitride layer or monox, can also increase multiple insulation courses, for example, with on array base palte, the active layer of TFT, generally can serve as for amorphous silicon layer the role of insulation course, to increase the thickness between the first electrode wires and the second electrode wires in the first overlapping region, reduce the first overlapping region of the first electrode wires and the second electrode wires by the probability of damage by static electricity.
For above-mentioned all embodiment wherein, in general the first electrode wires or the second electrode wires are to be positioned at viewing area or non-display area on array base palte, have large-area metal routing, and electrostatic breakdown phenomenon easily occurs simultaneously.Under normal circumstances, the first electrode wires is arbitrary metal routing in data line, sweep trace, clock cable.Or second electrode wires be arbitrary metal routing in data line, sweep trace, clock cable.
The embodiment of the present application also provides a kind of display panel, and display panel comprises the array base palte of above-described embodiment, and preferred, display panel can be display panels or OLED display panel.
The embodiment of the present application also provides a kind of display, and display comprises above-mentioned display panel, and the embodiment of the present application is preferred, and display is liquid crystal display or OLED display.
The array base palte that the embodiment of the present application provides, display panel and display, on its array base palte, comprise the first electrode wires, the second electrode wires and sacrificial electrode line, wherein, cover the first electrode wires by sacrificial electrode line, or, the first electrode wires covers sacrificial electrode line, and the overlapping region at both forms step-like structure, making, between sacrificial electrode line and the first electrode wires, static more easily occurs discharges, thereby consume the static in the first electrode wires, to reduce to occur between the second electrode wires and the first electrode wires the probability of damage by static electricity, improve the anti-static electrictity release ability of array base palte.
To the above-mentioned explanation of the disclosed embodiments, make professional and technical personnel in the field can realize or use the present invention.To be apparent for those skilled in the art to the multiple amendment of these embodiment, General Principle as defined herein can, in the situation that not departing from the spirit or scope of the present invention, realize in other embodiments.Therefore, the present invention will can not be restricted to these embodiment shown in this article, but will meet the widest scope consistent with principle disclosed herein and features of novelty.
Claims (12)
1. an array base palte, is characterized in that, comprising:
The first conductive layer, comprises one first electrode wires;
The second conductive layer, comprises one second electrode wires, and described the second electrode wires and described the first electrode wires are overlapping at the first overlapping region, and in described the first overlapping region insulation; And,
The sacrificial electrode line all insulating with described the first electrode wires and the second electrode wires;
Wherein, described sacrificial electrode line and described the first electrode wires are overlapping at the second overlapping region, have insulation course between the two, and described insulation course is covered by described the first electrode wires or described sacrificial electrode line,
And described insulation course comprises:
Directly cover the first area of the end face of the electrode wires being covered by described insulation course; And,
Directly cover the second area of the described at least one side in both sides, electrode wires bottom surface being covered by described insulation course, and the junction of described first area and described second area is step-like structure.
2. array base palte according to claim 1, is characterized in that, described the first conductive layer is positioned at described the second conductive layer below, and described insulation course is covered by described the first electrode wires, and the described electrode wires being covered by described insulation course is for being sacrificed electrode wires.
3. array base palte according to claim 1, is characterized in that, described the first conductive layer is positioned at described the second conductive layer below, and described insulation course is covered by described sacrificial electrode line, and the described electrode wires being covered by described insulation course is described the first electrode wires.
4. array base palte according to claim 3, is characterized in that, described the second conductive layer comprises described sacrificial electrode line.
5. array base palte according to claim 1, is characterized in that, described the first conductive layer is positioned at described the second conductive layer top, and described insulation course is covered by described sacrificial electrode line, and the described electrode wires being covered by described insulation course is described the first electrode wires.
6. array base palte according to claim 1, is characterized in that, described the first conductive layer is positioned at described the second conductive layer top, and described insulation course is covered by described the first electrode wires, and the described electrode wires being covered by described insulation course is for being sacrificed electrode wires.
7. array base palte according to claim 6, is characterized in that, described the second conductive layer comprises described sacrificial electrode line.
8. array base palte according to claim 1, is characterized in that, the side of the described electrode wires being covered by described insulation course is zigzag fashion.
9. array base palte according to claim 1, is characterized in that, described sacrificial electrode line arranges for suspending.
10. according to the array base palte described in claim 1～9, it is characterized in that, described the first electrode wires is arbitrary metal routing in data line, sweep trace, clock cable;
Or described the second electrode wires is arbitrary metal routing in data line, sweep trace, clock cable.
11. 1 kinds of display panels, is characterized in that, described display panel comprises the array base palte described in claim 1～10 any one.
12. 1 kinds of displays, is characterized in that, described display comprises the display panel described in claim 11.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201310747000.3A CN103941440B (en) | 2013-12-30 | 2013-12-30 | Array substrate, display panel and displayer |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201310747000.3A CN103941440B (en) | 2013-12-30 | 2013-12-30 | Array substrate, display panel and displayer |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN103941440A true CN103941440A (en) | 2014-07-23 |
| CN103941440B CN103941440B (en) | 2017-02-15 |
Family
ID=51189173
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201310747000.3A Active CN103941440B (en) | 2013-12-30 | 2013-12-30 | Array substrate, display panel and displayer |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN103941440B (en) |
Cited By (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105097800A (en) * | 2015-08-31 | 2015-11-25 | 京东方科技集团股份有限公司 | Display substrate, display panel and display device |
| CN105243981A (en) * | 2015-11-06 | 2016-01-13 | 京东方科技集团股份有限公司 | Display panel and display device |
| CN105549288A (en) * | 2016-03-04 | 2016-05-04 | 京东方科技集团股份有限公司 | Array substrate, preparing method of array substrate and display device |
| CN106847826A (en) * | 2017-02-09 | 2017-06-13 | 京东方科技集团股份有限公司 | A kind of preparation method of array base palte, display device and array base palte |
| CN107910338A (en) * | 2017-12-06 | 2018-04-13 | 深圳市华星光电技术有限公司 | Array base palte and display device |
| CN108561762A (en) * | 2018-01-04 | 2018-09-21 | 京东方科技集团股份有限公司 | Illumination panel and its manufacturing method, lighting device and its control method |
| CN109212855A (en) * | 2018-10-11 | 2019-01-15 | 深圳市华星光电技术有限公司 | A kind of Wiring structure and liquid crystal display panel |
| CN109244036A (en) * | 2018-10-10 | 2019-01-18 | 惠科股份有限公司 | Manufacturing method of array substrate |
| CN109346483A (en) * | 2018-10-10 | 2019-02-15 | 惠科股份有限公司 | array substrate and display panel thereof |
| CN109634007A (en) * | 2018-12-11 | 2019-04-16 | 惠科股份有限公司 | Overline structure and manufacturing method thereof |
| CN113161370A (en) * | 2021-02-26 | 2021-07-23 | 厦门天马微电子有限公司 | Array substrate, display panel and display device |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5929829A (en) * | 1995-09-11 | 1999-07-27 | Flat Panel Display Co. B.V. (Fpd) | Display device having drive electrode with projections |
| JPH11214698A (en) * | 1998-01-27 | 1999-08-06 | Matsushita Electric Ind Co Ltd | Thin-film transistor in liquid crystal display |
| JP2007010994A (en) * | 2005-06-30 | 2007-01-18 | Toshiba Matsushita Display Technology Co Ltd | Display device and method for manufacturing display device |
| CN101581860A (en) * | 2008-05-12 | 2009-11-18 | 北京京东方光电科技有限公司 | Thin film transistor liquid crystal display pixel structure and thin film transistor liquid crystal display array base plate |
| CN101661198A (en) * | 2008-08-26 | 2010-03-03 | 北京京东方光电科技有限公司 | Liquid crystal display array substrate and manufacturing method thereof |
-
2013
- 2013-12-30 CN CN201310747000.3A patent/CN103941440B/en active Active
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5929829A (en) * | 1995-09-11 | 1999-07-27 | Flat Panel Display Co. B.V. (Fpd) | Display device having drive electrode with projections |
| JPH11214698A (en) * | 1998-01-27 | 1999-08-06 | Matsushita Electric Ind Co Ltd | Thin-film transistor in liquid crystal display |
| JP2007010994A (en) * | 2005-06-30 | 2007-01-18 | Toshiba Matsushita Display Technology Co Ltd | Display device and method for manufacturing display device |
| CN101581860A (en) * | 2008-05-12 | 2009-11-18 | 北京京东方光电科技有限公司 | Thin film transistor liquid crystal display pixel structure and thin film transistor liquid crystal display array base plate |
| CN101661198A (en) * | 2008-08-26 | 2010-03-03 | 北京京东方光电科技有限公司 | Liquid crystal display array substrate and manufacturing method thereof |
Cited By (21)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US10168590B2 (en) | 2015-08-31 | 2019-01-01 | Boe Technology Group Co., Ltd. | Display substrate, display panel, and display apparatus |
| WO2017036104A1 (en) * | 2015-08-31 | 2017-03-09 | Boe Technology Group Co., Ltd. | Display substrate, display panel, and display apparatus |
| CN105097800A (en) * | 2015-08-31 | 2015-11-25 | 京东方科技集团股份有限公司 | Display substrate, display panel and display device |
| CN105097800B (en) * | 2015-08-31 | 2018-09-07 | 京东方科技集团股份有限公司 | A kind of display base plate, display panel and display device |
| CN105243981A (en) * | 2015-11-06 | 2016-01-13 | 京东方科技集团股份有限公司 | Display panel and display device |
| WO2017076083A1 (en) * | 2015-11-06 | 2017-05-11 | 京东方科技集团股份有限公司 | Display panel and display device |
| US10656486B2 (en) | 2015-11-06 | 2020-05-19 | Boe Technology Group Co., Ltd. | Display panel and display device |
| CN105243981B (en) * | 2015-11-06 | 2018-04-20 | 京东方科技集团股份有限公司 | Display panel and display device |
| CN105549288A (en) * | 2016-03-04 | 2016-05-04 | 京东方科技集团股份有限公司 | Array substrate, preparing method of array substrate and display device |
| CN106847826A (en) * | 2017-02-09 | 2017-06-13 | 京东方科技集团股份有限公司 | A kind of preparation method of array base palte, display device and array base palte |
| CN107910338B (en) * | 2017-12-06 | 2020-05-19 | 深圳市华星光电技术有限公司 | Array substrate and display device |
| CN107910338A (en) * | 2017-12-06 | 2018-04-13 | 深圳市华星光电技术有限公司 | Array base palte and display device |
| CN108561762A (en) * | 2018-01-04 | 2018-09-21 | 京东方科技集团股份有限公司 | Illumination panel and its manufacturing method, lighting device and its control method |
| CN108561762B (en) * | 2018-01-04 | 2021-10-29 | 京东方科技集团股份有限公司 | Lighting panel, method for manufacturing lighting panel, lighting device and method for controlling lighting device |
| CN109244036A (en) * | 2018-10-10 | 2019-01-18 | 惠科股份有限公司 | Manufacturing method of array substrate |
| CN109346483A (en) * | 2018-10-10 | 2019-02-15 | 惠科股份有限公司 | array substrate and display panel thereof |
| WO2020073451A1 (en) * | 2018-10-10 | 2020-04-16 | 惠科股份有限公司 | Array substrate manufacturing method and array substrate |
| CN109212855A (en) * | 2018-10-11 | 2019-01-15 | 深圳市华星光电技术有限公司 | A kind of Wiring structure and liquid crystal display panel |
| CN109634007A (en) * | 2018-12-11 | 2019-04-16 | 惠科股份有限公司 | Overline structure and manufacturing method thereof |
| CN113161370A (en) * | 2021-02-26 | 2021-07-23 | 厦门天马微电子有限公司 | Array substrate, display panel and display device |
| CN113161370B (en) * | 2021-02-26 | 2024-02-09 | 厦门天马微电子有限公司 | Array substrate, display panel and display device |
Also Published As
| Publication number | Publication date |
|---|---|
| CN103941440B (en) | 2017-02-15 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN103941440A (en) | Array substrate, display panel and displayer | |
| CN106951125B (en) | Touch display panel and touch display device | |
| CN107978627B (en) | Display device and its manufacturing method with micro- cap rock | |
| CN106796949B (en) | Flexible display apparatus | |
| CN104617106B (en) | A kind of array base palte and display device | |
| CN104637952B (en) | Array base palte and its manufacture method | |
| CN105355633B (en) | Make the method and array substrate of array substrate | |
| CN102945846B (en) | Array base palte and manufacture method, display unit | |
| CN103337479B (en) | The manufacture method of a kind of array base palte, display unit and array base palte | |
| CN107863357A (en) | Array substrate, display panel and display device | |
| US9406701B2 (en) | Array substrate and method for fabricating the same, and display device | |
| CN105070766A (en) | Thin film transistor and preparation method therefor, array substrate and display apparatus | |
| CN106898635A (en) | Display panel and display device | |
| CN109491162A (en) | A kind of array substrate and liquid crystal display panel | |
| CN103413834B (en) | A kind of thin-film transistor and preparation method thereof, array base palte and display unit | |
| US11204530B2 (en) | Array substrate and display device | |
| CN104635393A (en) | Thin film transistor array substrate and liquid crystal display device | |
| CN105280648A (en) | Array substrate and manufacturing method thereof, display panel, and display device | |
| CN104576654A (en) | Display device | |
| CN103413813A (en) | Array substrate, manufacturing method for array substrate and display device for array substrate | |
| KR102166869B1 (en) | Organic Light Emitting Display | |
| JP2015518222A (en) | Touch sensor, touch screen and display | |
| CN111725279B (en) | Array substrate and OLED display panel | |
| CN107393967A (en) | Thin film transistor (TFT), array base palte and mask plate | |
| CN207148805U (en) | A kind of contact panel and display device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |