CN103887158A - Ex situ process method for titanium silicon compound - Google Patents

Ex situ process method for titanium silicon compound Download PDF

Info

Publication number
CN103887158A
CN103887158A CN201210557492.5A CN201210557492A CN103887158A CN 103887158 A CN103887158 A CN 103887158A CN 201210557492 A CN201210557492 A CN 201210557492A CN 103887158 A CN103887158 A CN 103887158A
Authority
CN
China
Prior art keywords
silicon compound
titanium
cvd
titanium silicon
deposition
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201210557492.5A
Other languages
Chinese (zh)
Inventor
孙琪
孙艳
邓咏桢
时廷
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shanghai Huahong Grace Semiconductor Manufacturing Corp
Original Assignee
Shanghai Huahong Grace Semiconductor Manufacturing Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shanghai Huahong Grace Semiconductor Manufacturing Corp filed Critical Shanghai Huahong Grace Semiconductor Manufacturing Corp
Priority to CN201210557492.5A priority Critical patent/CN103887158A/en
Publication of CN103887158A publication Critical patent/CN103887158A/en
Pending legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/283Deposition of conductive or insulating materials for electrodes conducting electric current
    • H01L21/285Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
    • H01L21/28506Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
    • H01L21/28512Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table
    • H01L21/28518Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table the conductive layers comprising silicides

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

The invention relates to an ex situ process method for titanium silicon compound. Ti deposition in a PVD deposition system and TiN deposition in a CVD deposition system are respectively carried out, an RTA process is carried out before TiN deposition, stress generated in the deposition process is released, so cavities in the titanium silicon compound are eliminated. The ex situ process method for the titanium silicon compound improves the structure of the titanium silicon compound, improves quality of the titanium silicon compound, reduces contact resistance and improves the yield rate of products.

Description

A kind of ex situ manufacturing method thereof of titanium-silicon compound
Technical field
The present invention relates to field of semiconductor manufacture, relate in particular to a kind of ex situ manufacturing method thereof of titanium-silicon compound.
Background technology
The manufacture process of silicon chip is divided into the processing procedure of leading portion components and parts and the connection of back segment plain conductor and passivation layer processing procedure, and FEOL mainly comprises following steps: 1, STI(shallow trench isolation) formation (isolation between definition active region and device); 2, well region Implantation is in order to adjust electrically; 3, the formation of grid; 4, the formation of source/drain electrode; 5, the formation of silicide.Wherein, the processing procedure of silicide comprises following steps: 1, Ti(titanium)+TiN(titanium nitride) deposition; 2, RTA(rapid thermal treatment) form titanium-silicon compound; 3. the deposition of W (tungsten).Titanium-silicon compound is contact resistance value for reducing contact, and contact is the coupling part of device and metal wire, and it is distributed on polysilicon and active area, and the processing procedure of contact comprises following steps: 1, the photoetching of contact; 2, the etching of contact and photoresist are removed; 3, the deposition of adhesive layer; 4, W(tungsten) deposition.Due to W(tungsten) more difficult being attached on titanium-silicon compound, and adhesive layer is the one deck adding in order to strengthen adhesiveness, so must first deposit adhesion layer deposit W(tungsten again).The composition of this adhesive layer is Ti and TiN, adopts respectively PVD(physical vapour deposition (PVD)) and CVD(chemical vapour deposition (CVD)) mode makes.
As shown in Figure 1, on silicon substrate, first form titanium-silicon compound, then deposit adhesion layer Ti/TiN, then deposit W(tungsten).The processing procedure of titanium-silicon compound is to utilize in-situ method depositing Ti (titanium) and TiN(titanium nitride at present),, first in first settling chamber in an integrated depositing system of complete PVD/CVD, adopt IMP(ionized metal electricity slurry) mode depositing Ti (titanium), then in second settling chamber, adopt CVD(chemical vapour deposition (CVD)) mode depositing TiN (titanium nitride), afterwards device is taken out in depositing system, carry out RTA(rapid thermal treatment).But due to successive sedimentation Ti(titanium) and TiN(titanium nitride) very large stress can be produced, this stress upwards can be by Ti(titanium) up draw, thereby in titanium-silicon compound, produce cavity as shown in Figure 1, the structure of titanium-silicon compound is destroyed, Quality Down, this just causes contact resistance to become large.When wafer is done to WAT testing electrical property, the resistance of contact resistance can be up to 10 5Ω (normal value is approximately 300 Ω), this yield to product has produced adverse effect.
Summary of the invention
The ex situ manufacturing method thereof of a kind of titanium-silicon compound provided by the invention, has eliminated the stress producing in processing procedure well, has improved the structure of titanium-silicon compound, has promoted product quality.
In order to achieve the above object, the invention provides a kind of ex situ manufacturing method thereof of titanium-silicon compound, comprise following steps:
Step 1, employing IMP ionized metal electricity slurry mode depositing Ti;
Step 2, the RTA rapid thermal treatment of carrying out;
Step 3, employing CVD chemical vapour deposition (CVD) mode depositing TiN;
Step 4, employing CVD chemical vapour deposition (CVD) mode deposit W.
The temperature of described RTA rapid thermal treatment is 500~900 degree.
The time range of described RTA rapid thermal treatment is 10 seconds~2 minutes.
The present invention has eliminated the stress producing in processing procedure well, has improved the structure of titanium-silicon compound, has promoted product quality.
Brief description of the drawings
Fig. 1 is the schematic diagram that adopts the titanium-silicon compound with cavity blemish of original position manufacturing method thereof production in background technology;
Fig. 2 is the schematic diagram that adopts the titanium-silicon compound of ex situ manufacturing method thereof production of the present invention.
Embodiment
Illustrate preferred embodiment of the present invention according to Fig. 2 below.
The ex situ manufacturing method thereof that the invention provides a kind of titanium-silicon compound, comprises following steps:
Step 1, employing IMP(ionized metal electricity slurry) mode depositing Ti (titanium);
Step 2, the RTA(rapid thermal treatment of carrying out);
Step 3, employing CVD(chemical vapour deposition (CVD)) mode depositing TiN (titanium nitride);
Step 4, employing CVD chemical vapour deposition (CVD) mode deposit W.
The temperature of RTA rapid thermal treatment is 500~900 degree, and time range is 10 seconds~2 minutes.
As shown in Figure 2, according to ex situ manufacturing method thereof, respectively in PVD depositing system depositing Ti and in CVD depositing system depositing TiN, before RTA process is advanceed to depositing TiN, carry out, so just discharged the stress producing in deposition process, eliminated the cavity in titanium-silicon compound, improve the structure of titanium-silicon compound, the quality that has improved titanium-silicon compound, has reduced contact resistance, has promoted product yield.
Although content of the present invention has been done detailed introduction by above preferred embodiment, will be appreciated that above-mentioned description should not be considered to limitation of the present invention.Read after foregoing those skilled in the art, for multiple amendment of the present invention and substitute will be all apparent.Therefore, protection scope of the present invention should be limited to the appended claims.

Claims (3)

1. an ex situ manufacturing method thereof for titanium-silicon compound, is characterized in that, comprises following steps:
Step 1, employing IMP ionized metal electricity slurry mode depositing Ti;
Step 2, the RTA rapid thermal treatment of carrying out;
Step 3, employing CVD chemical vapour deposition (CVD) mode depositing TiN;
Step 4, employing CVD chemical vapour deposition (CVD) mode deposit W.
2. the ex situ manufacturing method thereof of titanium-silicon compound as claimed in claim 1, is characterized in that, the temperature of described RTA rapid thermal treatment is 500~900 degree.
3. the ex situ manufacturing method thereof of titanium-silicon compound as claimed in claim 2, is characterized in that, the time range of described RTA rapid thermal treatment is 10 seconds~2 minutes.
CN201210557492.5A 2012-12-20 2012-12-20 Ex situ process method for titanium silicon compound Pending CN103887158A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201210557492.5A CN103887158A (en) 2012-12-20 2012-12-20 Ex situ process method for titanium silicon compound

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201210557492.5A CN103887158A (en) 2012-12-20 2012-12-20 Ex situ process method for titanium silicon compound

Publications (1)

Publication Number Publication Date
CN103887158A true CN103887158A (en) 2014-06-25

Family

ID=50955996

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201210557492.5A Pending CN103887158A (en) 2012-12-20 2012-12-20 Ex situ process method for titanium silicon compound

Country Status (1)

Country Link
CN (1) CN103887158A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105336717A (en) * 2014-07-14 2016-02-17 北大方正集团有限公司 Lead wire hole and manufacturing method thereof, transistor and CMOS transistor

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1263637A (en) * 1997-07-11 2000-08-16 艾利森电话股份有限公司 A process for manufacturing IC-components to be used at radio frequencies
CN1630044A (en) * 2003-12-18 2005-06-22 上海华虹Nec电子有限公司 Method for forming titanium-silicon compound on sub-micron digital integrated circuit
US20080124915A1 (en) * 2006-06-14 2008-05-29 Sanyo Electric Co., Ltd. Method for manufacturing semiconductor device
CN101192560A (en) * 2006-11-28 2008-06-04 中芯国际集成电路制造(上海)有限公司 Contact hole filling method

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1263637A (en) * 1997-07-11 2000-08-16 艾利森电话股份有限公司 A process for manufacturing IC-components to be used at radio frequencies
CN1630044A (en) * 2003-12-18 2005-06-22 上海华虹Nec电子有限公司 Method for forming titanium-silicon compound on sub-micron digital integrated circuit
US20080124915A1 (en) * 2006-06-14 2008-05-29 Sanyo Electric Co., Ltd. Method for manufacturing semiconductor device
CN101192560A (en) * 2006-11-28 2008-06-04 中芯国际集成电路制造(上海)有限公司 Contact hole filling method

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105336717A (en) * 2014-07-14 2016-02-17 北大方正集团有限公司 Lead wire hole and manufacturing method thereof, transistor and CMOS transistor

Similar Documents

Publication Publication Date Title
TWI545693B (en) Devices, systems, and methods related to forming through-substrate vias with sacrificial plugs
US20100279492A1 (en) Method of Fabricating Upgraded Metallurgical Grade Silicon by External Gettering Procedure
US7544605B2 (en) Method of making a contact on a backside of a die
TW200743177A (en) Improved barrier layer for semiconductor interconnect structure
US9358765B2 (en) Method for coating and bonding substrates
CN102709232A (en) Preparation method for metal hard mask layer applied to copper interconnection
CN111276542B (en) Groove type MOS device and manufacturing method thereof
CN102832167B (en) Metal hard mask layer preparation method and semiconductor making method
CN103531452B (en) The formation method of CMOS tube
CN101459120B (en) Method for removing interconnecting metal layer surface oxidation membrane
CN103887158A (en) Ex situ process method for titanium silicon compound
CN109273350B (en) Method for producing metal thin film
CN105244338B (en) Contact for semiconductor device and method of forming the same
US8039400B2 (en) Reducing contamination of semiconductor substrates during BEOL processing by performing a deposition/etch cycle during barrier deposition
CN102420201B (en) Silicon through hole structure and manufacturing method thereof
CN102437117B (en) Novel process for integrating silicide and metal foredielectric and forming structure thereof
CN110473775A (en) Improve the method for film removing
CN110942984A (en) Preparation method of cobalt silicide film
CN102610571B (en) Method for forming double-stress etching barrier layer and front metal dielectric layers
US20080076246A1 (en) Through contact layer opening silicide and barrier layer formation
CN102738062B (en) Method for manufacturing semiconductor device
TWI843858B (en) Process integration approach for selective metal via fill
CN100580917C (en) Semiconductor device and fabricating method thereof
CN102446838A (en) Preparation method of CMOS (complementary metal-oxide semiconductor) nickel silicide and metal ohmic contact process
CN105448644A (en) Semiconductor structure forming method

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication

Application publication date: 20140625

RJ01 Rejection of invention patent application after publication