CN103839985B - The most parasitic PNP device in germanium silicium HBT technique and manufacture method - Google Patents

The most parasitic PNP device in germanium silicium HBT technique and manufacture method Download PDF

Info

Publication number
CN103839985B
CN103839985B CN201210487432.0A CN201210487432A CN103839985B CN 103839985 B CN103839985 B CN 103839985B CN 201210487432 A CN201210487432 A CN 201210487432A CN 103839985 B CN103839985 B CN 103839985B
Authority
CN
China
Prior art keywords
germanium
type
silicon
base
parasitic pnp
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201210487432.0A
Other languages
Chinese (zh)
Other versions
CN103839985A (en
Inventor
周正良
陈曦
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shanghai Huahong Grace Semiconductor Manufacturing Corp
Original Assignee
Shanghai Huahong Grace Semiconductor Manufacturing Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shanghai Huahong Grace Semiconductor Manufacturing Corp filed Critical Shanghai Huahong Grace Semiconductor Manufacturing Corp
Priority to CN201210487432.0A priority Critical patent/CN103839985B/en
Publication of CN103839985A publication Critical patent/CN103839985A/en
Application granted granted Critical
Publication of CN103839985B publication Critical patent/CN103839985B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0603Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
    • H01L29/0642Isolation within the component, i.e. internal isolation
    • H01L29/0649Dielectric regions, e.g. SiO2 regions, air gaps
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/08Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/0804Emitter regions of bipolar transistors
    • H01L29/0808Emitter regions of bipolar transistors of lateral transistors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66234Bipolar junction transistors [BJT]
    • H01L29/66242Heterojunction transistors [HBT]

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Bipolar Transistors (AREA)

Abstract

The invention discloses the most parasitic PNP device in a kind of germanium silicium HBT technique, there is the Resistance formed by emitter window medium and emitter-polysilicon, reduce base dissufion current, the isolation area formed by germanium silicon Windows media and germanium policrystalline silicon silicon between launch site and collecting zone, being formed base by N-type extension under isolation area, base has colelctor electrode sinking passage to connect.The most parasitic PNP device in germanium silicium HBT technique of the present invention, its top view is polygon, emitter stage is centrally formed polygon ring, reduce base current, make of germanium silicon dielectric layer between emitter and collector and isolate, improve emitter area and reduce base width, improve the direct methods multiple of device.The invention also discloses the method for manufacturing technology of described germanium silicium HBT device.

Description

The most parasitic PNP device in germanium silicium HBT technique and manufacture method
Technical field
The present invention relates to field of semiconductor manufacture, specifically refer to the most parasitic PNP device in a kind of germanium silicium HBT technique, The invention still further relates to the manufacture method of described device.
Background technology
The conventional horizontal parastic PNP triode in germanium silicium HBT technique, its basic device architecture as it is shown in figure 1, Being emitter stage by the highly doped annular active area 9 of a p-type, there is a polygonal region centre (between launch site 9 Region), above have dielectric layer 11 and polysilicon 8 to stop p-type ion implanting;Base stage is the epitaxial region of a N-type, under There is n type buried layer 2 in face for low-resistance passage, and is connected to silicon face by the N-type electricity sinking passage 5 of outer ring;Colelctor electrode It is that a p-type is lightly doped district 6;It is isolation by field oxygen 4 or shallow trench between launch site 9 and collecting zone 6.So formed The launch site 9 of device is polygonal outer shroud, and its effective emitter area is that in Fig. 1, region 9 exceedes isolation from oxygen SiClx Part, base is L-shaped, and such emitter area is less, and base is wider, and the two factor all can reduce from emitter stage It is diffused into the electric current of colelctor electrode, direct current amplification H of such lateral PNPFECan be relatively low, typically below 25.But it is right Some application, HFEMust be more than 50, the most intrinsic device application can be very limited.
Summary of the invention
The technical problem to be solved is to provide the most parasitic PNP device in a kind of germanium silicium HBT technique, with fall Low base current, improves device direct current amplification or the cut-off frequency of device.
Another technical problem to be solved by this invention is to provide the most parasitic PNP device in described germanium silicium HBT technique Manufacture method.
For solving the problems referred to above, the most parasitic PNP device in germanium silicium HBT technique of the present invention, structure is:
Launch site, is the heavily doped polygon ring of a p-type, on the depression angle of device in ring-shaped emission district Between be that the polygon that formed by emitter-window medium and the polysilicon of germanium silicium HBT stops;
Base, is made up of the low-doped N-type epitaxy layer on n type buried layer, and is drawn by buried regions and base sinking passage;
Collecting zone, is made up of low-doped p-type ion implanted region and heavy doping draw-out area, and the silicon face above collecting zone covers Lid metal silicide;
On N-type epitaxy layer surface, the epitaxial surface between launch site and collecting zone has dielectric layer and germanium and silicon epitaxial is made to isolate, Isolate with shallow trench or field oxygen between collecting zone and base;The enclosing region in ring-shaped emission district and ring-shaped emission district covers germanium silicon Extension, is coated with dielectric layer, polysilicon and metal silicide above the germanium and silicon epitaxial of ring-shaped emission district enclosing region successively; Silicon face above base sinking passage covers polysilicon and metal silicide successively;On germanium and silicon epitaxial above launch site also Cover metal silicide;
Whole device surface has inter-level dielectric, and each contact hole break-through inter-level dielectric respectively touches described base and sinks logical Metal silicide on germanium and silicon epitaxial above road, collecting zone and launch site, by the parasitic base of PNP pipe, collecting zone with And launch site extraction, form the described parasitic base stage of PNP pipe, colelctor electrode and emitter stage.
Further, the most parasitic described PNP device is concentric polygon on depression angle, preferably eight limits Shape.
The manufacture method of the most parasitic PNP device in germanium silicium HBT technique of the present invention, comprises the steps:
1st step, forms heavily doped n type buried layer in P-type silicon substrate, and carries out high temperature and advance for a long time;
2nd step, grows lightly doped N-type epitaxy layer on n type buried layer;
3rd step, forms shallow trench or oxygen isolation area, field in N-type epitaxy layer;
4th step, ion implanting forms heavily doped N-type sinking electrical connecting passage and draws n type buried layer, and ion implanting shape Become lightly doped p-type collecting zone, then carry out a high temperature and advance;
5th step, is one layer of silicon oxide and one layer at N-type epitaxial surface deposit germanium silicon Windows media, preferably dielectric material Polysilicon, photoetching and dry etching open germanium silicon window, grow germanium silicon epitaxial layer, and the active area opened at window forms monocrystalline germanium Silicon, other region then forms poly-SiGe;
6th step, photoetching and dry etching formed outside the launch site of laterally parasitic PNP and active area for connecting with contact hole Lead-out area;
7th step, photoetching and dry etching form Resistance and the polysilicon of base at parasitic PNP emitter stage center;And in photoetching Glue carries out the p-type ion implanting of low-yield high dose before removing;
8th step, rapid thermal annealing activates the foreign ion injected, then forms metal silicide, device surface deposit interlayer Medium, and sequentially form contact hole and metal connecting line completes the connection to emitter stage, base stage and colelctor electrode.
Further, in described 1st step, the injection ion of n type buried layer is arsenic, and implantation dosage is 1015~1016cm-2, energy Amount is 50~100keV;The temperature that described high temperature advances is at 1000~1150 DEG C, and the time was at 30~300 minutes.
Further, in described 2nd step, the dopant ion of N-type extension is phosphorus, and bulk concentration is 5 × 1015~2 × 1016cm-3
Further, in described 4th step, the injection ion of N-type sinking electrical connecting passage is phosphorus, and implantation dosage is 1015~ 1016cm-2, Implantation Energy is 50~100keV;It is boron that p-type is lightly doped ion implanting, and implantation dosage is 5 × 1012~5 ×1013cm-2, Implantation Energy is 30~200keV;The temperature that high temperature advances is at 950~1050 DEG C, and the time is 30~60 Minute.
Further, in described 7th step, the p-type ion implanting of low-yield high dose is boron, and implantation dosage is 1 × 1015cm-2 Above, Implantation Energy is 5~35KeV.
Further, in described 8th step rta technique be temperature at 950~1100 DEG C, the time was at 10~60 seconds.
The most parasitic PNP device in germanium silicium HBT technique of the present invention, by being centrally formed at emitter stage with polygon Ring, reduce the base dissufion current by launch site, between launch site and collecting zone, replace Chang Yang district with germanium silicon dielectric layer As isolation, improve emitter area and reduce base width, i.e. adding collector current, improve described parasitic PNP Direct current amplification H of deviceFE, also improve the cut-off frequency of device.
Accompanying drawing explanation
Fig. 1 is the profile of the most parasitic conventional PNP pipe;
Fig. 2~9 is manufacturing technology steps explanation of the present invention;
Figure 10 is the top view of device of the present invention;
Figure 11 is manufacturing process flow diagram of the present invention.
Description of reference numerals
1 is substrate, and 2 is buried regions, and 3 is N-type extension, and 4 is an oxygen, and 5 is base sinking passage, and 6 is collecting zone, 7 Being germanium and silicon epitaxial, 8 is polysilicon, and 9 is launch site, and 10 is metal silicide, and 11 is dielectric layer, and 12 is inter-level dielectric, 13 It it is contact hole.
Detailed description of the invention
In germanium silicium HBT technique of the present invention, the most parasitic PNP device accompanying drawings is as follows:
As it is shown in figure 9, in section view angle, made by the dielectric layer 11 of germanium silicon window between launch site 9 and collecting zone 6 Isolation, isolates with shallow trench or field oxygen between collecting zone 6 and base (i.e. N-type extension 3);Wherein:
Launch site, is the injection region 9 shown in Fig. 9, is that a p-type is heavily doped polygon on the depression angle of device Shape ring, wherein active region is launch site, is exit outside active area, in the centre in ring-shaped emission district be one by germanium The polygon that the emitter-window medium of silicium HBT and polysilicon are formed, as the stop of p-type ion implanting;
Base, is made up of the low-doped N-type epitaxy layer 3 on n type buried layer, and by buried regions 2 and base sinking passage 5 draw;
Collecting zone, is made up of low-doped p-type ion implanted region 6, and the silicon face above collecting zone 6 covers metal silication Thing 10;
On N-type epitaxy layer 3 surface, the enclosing region in ring-shaped emission district 9 and ring-shaped emission district covers germanium and silicon epitaxial 7, and Dielectric layer 11 and polysilicon 8, metal silicide it is coated with successively above the germanium and silicon epitaxial 7 of ring-shaped emission district 9 enclosing region 10;Silicon face above base sinking passage 5 covers polysilicon 8 and metal silicide 10 successively;Above launch site 9 Also metal silicide 10 is covered on germanium and silicon epitaxial 7;
Whole device surface has inter-level dielectric 12, and each contact hole 13 break-through inter-level dielectric 12 respectively touches described base Metal silicide 10 on germanium and silicon epitaxial 7 above sinking passage 5, collecting zone 6 and launch site 9, by parasitism PNP pipe Base 3, collecting zone 6 and launch site 9 draw, form the described parasitic base stage of PNP pipe, colelctor electrode and emitter stage.
Being more than the structure explanation of PNP pipe of the present invention, on the depression angle of device, the present invention is in polygon Loop configuration, more is octagon, and as shown in Figure 10, collecting zone 6 is positioned at outer ring, between collecting zone and launch site It is polysilicon isolation area, covers polysilicon 8, the region of ring-shaped emission district 9 encirclement and barrier layer, launch site.The structure of annular Therefore section view angle shown in Fig. 9 presents symmetrical structure.
The manufacture method of RFLDMOS device of the present invention first combines and is described as follows shown in accompanying drawing 2~9:
1st step, refer to Fig. 2, in lightly doped P type substrate 1, is formed selectively by the mode of ion implanting N type buried layer 2, injection ion is arsenic, and Implantation Energy is 50~100keV, and dosage is 1015cm-2Above, the longest Time high temperature advance, its temperature at 1000~1150 DEG C, the time at 30~300 minutes, the n type buried layer eventually formed Bulk concentration is 1020cm-3Above.
2nd step, with reference to Fig. 3, grows lightly doped N-type extension 2, and its doping content is 1014~1016cm-3, deposit Epitaxial thickness is according to the breakdown voltage of germanium silicon NPN pipe;In the present embodiment, to colelctor electrode-emitter stage maximum breakdown voltage it is The device of 12V, epitaxial thickness is at 1.5 microns.
3rd step, as shown in Figure 4, forms shallow trench or oxygen isolation area, field 4 at epitaxial surface.
4th step, ion implanting forms heavily doped N-type sinking electrical connecting passage 5 and draws n type buried layer 2, such as Fig. 5 institute Show.Injection ion is phosphorus, and implantation dosage is 1015~1016cm-2, energy be 50~100keV;And ion implanting is formed Lightly doped p-type collecting zone 6, injection ion is boron, and implantation dosage is 5 × 1012~5 × 1013cm-2, energy be 30~ 200keV;Then carrying out another high temperature to advance for a long time, temperature is at 950~1050 DEG C, and the time was at 30~60 minutes.
5th step, as shown in Figure 6, deposits germanium silicon Windows media 11, can be preferably one layer of silicon oxide and one layer of polycrystalline Silicon, the thickness of silicon oxide is at 200~600 angstroms, and the thickness of polysilicon is at 300~600 angstroms, and photoetching and dry etching open transmitting District's window, grows germanium silicon epitaxial layer 7, and the active area opened at window forms monocrystalline germanium silicon, and other region is then formed many Brilliant germanium silicon.
6th step, as it is shown in fig. 7, photoetching and dry etching form the interior outer base area of germanium silicium HBT, the transmitting of the most parasitic PNP Being used for and the lead-out area of contact hole connection outside district and active area.
7th step, as shown in Figure 8, the emitter-window medium 11 of deposit germanium silicium HBT NPN pipe, meanwhile, at PNP Base active area open the emitter-window of germanium silicium HBT, the rear emitter-polysilicon 8 depositing germanium silicium HBT, photoetching and Dry etching forms Resistance polysilicon 8 and polysilicon 8 draw-out area of base at PNP emitter stage center, and removes at photoresist Before carry out the p-type ion implanting of low-yield high dose, the heavy doping forming launch site 9 and collecting zone 6 is drawn.
8th step, rapid thermal annealing activates the foreign ion injected, and temperature is at 950~1100 DEG C, and the time is 10~60 Second;Forming metal silicide 10 again, deposit inter-level dielectric also sequentially forms contact hole 13 and metal connecting line (accompanying drawing is not Illustrate) complete the connection to emitter stage, base stage and colelctor electrode.Resulting devices complete figure as it is shown in figure 9, device surface Metal connecting line figure not shown in.
These are only the preferred embodiments of the present invention, be not intended to limit the present invention.For a person skilled in the art, The present invention can have various modifications and variations.All within the spirit and principles in the present invention, any amendment of being made, equivalent Replacement, improvement etc., should be included within the scope of the present invention.

Claims (9)

1. the most parasitic PNP device in a germanium silicium HBT technique, it is characterised in that: comprise:
Launch site, is the heavily doped polygon ring of a p-type, on the depression angle of device in ring-shaped emission district Between be that the polygon that formed by emitter-window medium and the polysilicon of germanium silicium HBT stops;
Base, is made up of the low-doped N-type epitaxy layer on n type buried layer, and is drawn by buried regions and base sinking passage;
Collecting zone, is made up of low-doped p-type ion implanted region and heavy doping draw-out area, and the silicon face above collecting zone covers Lid metal silicide;
On N-type epitaxy layer surface, the epitaxial surface between launch site and collecting zone is made to isolate by dielectric layer and germanium and silicon epitaxial, Isolate with shallow trench or field oxygen between collecting zone and base;The enclosing region in ring-shaped emission district and ring-shaped emission district covers germanium silicon Dielectric layer and polysilicon, polysilicon overlying it is coated with successively above extension, and the germanium and silicon epitaxial of ring-shaped emission district enclosing region Lid metal silicide;Silicon face above base sinking passage covers polysilicon and metal silicide successively;Above launch site Germanium and silicon epitaxial on also cover metal silicide;
Whole device surface has inter-level dielectric, each contact hole break-through inter-level dielectric respectively touch described base sinking passage, Metal silicide on germanium and silicon epitaxial above collecting zone and launch site, by the parasitic base of PNP device, collecting zone and Launch site is drawn, and forms the described parasitic base stage of PNP device, colelctor electrode and emitter stage.
2. the most parasitic PNP device in germanium silicium HBT technique as claimed in claim 1, it is characterised in that: described The most parasitic PNP device is concentric polygon on depression angle.
The manufacture method of the most parasitic PNP device in germanium silicium HBT technique the most according to claim 1, its feature It is, comprises the steps:
1st step, forms heavily doped n type buried layer in P-type silicon substrate, and carries out 1000~1150 DEG C, and the time exists 30~300 minutes pick into;
2nd step, grows lightly doped N-type epitaxy layer on n type buried layer;
3rd step, forms shallow trench or oxygen isolation area, field in N-type epitaxy layer;
4th step, ion implanting forms heavily doped N-type sinking electrical connecting passage and draws n type buried layer, and ion implanting shape Becoming lightly doped p-type collecting zone, then carry out a temperature at 950~1050 DEG C, the time was 30~60 minutes picked Enter;
5th step, deposits germanium silicon Windows media at N-type epitaxial surface, and photoetching and dry etching open germanium silicon window, grows germanium silicon Epitaxial layer, the active area opened at window forms monocrystalline germanium silicon, and other region then forms poly-SiGe;
6th step, photoetching and dry etching formed outside the launch site of laterally parasitic PNP and active area for connecting with contact hole Lead-out area;
7th step, photoetching and dry etching form Resistance and the polysilicon of base at parasitic PNP device emitter stage center, and It is 1 × 10 that photoresist carries out implantation dosage before removing15cm-2Above, Implantation Energy is the p-type ion implanting of 5~35KeV;
8th step, rapid thermal annealing activates the foreign ion injected, then forms metal silicide, device surface deposit interlayer Medium, and sequentially form contact hole and metal connecting line completes the connection to emitter stage, base stage and colelctor electrode.
The manufacture method of the most parasitic PNP device in germanium silicium HBT technique the most according to claim 3, its feature Being: in described 1st step, the injection ion of n type buried layer is arsenic, implantation dosage is 1015~1016cm-2, energy be 50~ 100keV。
The manufacture method of the most parasitic PNP device in germanium silicium HBT technique the most according to claim 3, its feature It is: in described 2nd step, the dopant ion of N-type extension is phosphorus, and bulk concentration is 5 × 1015~2 × 1016cm-3
The manufacture method of the most parasitic PNP device in germanium silicium HBT technique the most according to claim 3, its feature Being: in described 4th step, the injection ion of N-type sinking electrical connecting passage is phosphorus, implantation dosage is 1015~1016cm-2, Implantation Energy is 50~100keV;It is boron that p-type is lightly doped ion implanting, and implantation dosage is 5 × 1012~5 × 1013cm-2, Implantation Energy is 30~200keV.
The manufacture method of the most parasitic PNP device in germanium silicium HBT technique the most according to claim 3, its feature It is: described 5th step medium material is one layer of silicon oxide and one layer of polysilicon.
The manufacture method of the most parasitic PNP device in germanium silicium HBT technique the most according to claim 3, its feature It is: in described 7th step, p-type ion implanting is boron.
The manufacture method of the most parasitic PNP device in germanium silicium HBT technique the most according to claim 3, its feature Be: in described 8th step rapid thermal anneal process be temperature at 950~1100 DEG C, the time was at 10~60 seconds.
CN201210487432.0A 2012-11-26 2012-11-26 The most parasitic PNP device in germanium silicium HBT technique and manufacture method Active CN103839985B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201210487432.0A CN103839985B (en) 2012-11-26 2012-11-26 The most parasitic PNP device in germanium silicium HBT technique and manufacture method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201210487432.0A CN103839985B (en) 2012-11-26 2012-11-26 The most parasitic PNP device in germanium silicium HBT technique and manufacture method

Publications (2)

Publication Number Publication Date
CN103839985A CN103839985A (en) 2014-06-04
CN103839985B true CN103839985B (en) 2016-08-17

Family

ID=50803306

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201210487432.0A Active CN103839985B (en) 2012-11-26 2012-11-26 The most parasitic PNP device in germanium silicium HBT technique and manufacture method

Country Status (1)

Country Link
CN (1) CN103839985B (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20160018221A (en) * 2014-08-08 2016-02-17 에스케이하이닉스 주식회사 3 Dimension Semiconductor Integrated Circuit Device And Method of Manufacturing The Same
CN112951904B (en) * 2021-03-29 2023-02-07 西安微电子技术研究所 NPN transistor with low on-resistance and high amplification factor and preparation method thereof

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6699741B1 (en) * 2002-08-16 2004-03-02 National Semiconductor Corporation Single poly bipolar transistor and method that uses a selectively epitaxially grown highly-boron-doped silicon layer as a diffusion source for an extrinsic base region
CN101106158A (en) * 2007-07-02 2008-01-16 中电华清微电子工程中心有限公司 Germanium silicon heterogeneous crystal transistor with elevated external base area and its making technology
CN102110606A (en) * 2011-01-17 2011-06-29 上海宏力半导体制造有限公司 Heterojunction bipolar transistor (HBT) and method for forming same
CN102347354A (en) * 2010-08-05 2012-02-08 上海华虹Nec电子有限公司 Germanium-silicon heterojunction bipolar transistor and manufacturing method thereof
CN102412280A (en) * 2010-09-21 2012-04-11 上海华虹Nec电子有限公司 Lateral parasitic PNP device in silicon-germanium HBT (heterojunction bipolar transistor) technique

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6770918B2 (en) * 2001-09-11 2004-08-03 Sarnoff Corporation Electrostatic discharge protection silicon controlled rectifier (ESD-SCR) for silicon germanium technologies

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6699741B1 (en) * 2002-08-16 2004-03-02 National Semiconductor Corporation Single poly bipolar transistor and method that uses a selectively epitaxially grown highly-boron-doped silicon layer as a diffusion source for an extrinsic base region
CN101106158A (en) * 2007-07-02 2008-01-16 中电华清微电子工程中心有限公司 Germanium silicon heterogeneous crystal transistor with elevated external base area and its making technology
CN102347354A (en) * 2010-08-05 2012-02-08 上海华虹Nec电子有限公司 Germanium-silicon heterojunction bipolar transistor and manufacturing method thereof
CN102412280A (en) * 2010-09-21 2012-04-11 上海华虹Nec电子有限公司 Lateral parasitic PNP device in silicon-germanium HBT (heterojunction bipolar transistor) technique
CN102110606A (en) * 2011-01-17 2011-06-29 上海宏力半导体制造有限公司 Heterojunction bipolar transistor (HBT) and method for forming same

Also Published As

Publication number Publication date
CN103839985A (en) 2014-06-04

Similar Documents

Publication Publication Date Title
CN102104062B (en) Bipolar transistor
CN102097464B (en) High-voltage bipolar transistor
CN104979344A (en) Method for creating the high voltage complementary bjt with lateral collector on bulk substrate with resurf effect
CN102044560B (en) Ultrahigh frequency silicon and germanium heterojunction bipolar transistor
CN102110709A (en) Parasitic vertical PNP triode in bipolar complementary metal oxide semiconductor (BiCMOS) process and manufacturing method thereof
CN102412274B (en) Vertically parasitic PNP device in germanium-silicon HBT (heterojunction bipolar transistor) process and fabrication method thereof
CN102487077B (en) Vertical parasitic PNP device in BiCMOS (Bipolar Complementary Metal-Oxide-Semiconductor) process and preparation method thereof
CN102376776B (en) Parasitic PIN(positive-intrinsic negative) diode in BiCMOS(Bipolar Complementary Metal Oxide Semiconductor) process, and manufacturing method thereof
CN102376775B (en) Parasitic PIN (Personal Identification Number) device in BiCMOS (Bipolar Complementary Metal Oxide Semiconductor) process and manufacturing method thereof
CN103839985B (en) The most parasitic PNP device in germanium silicium HBT technique and manufacture method
CN103066101B (en) Germanium silicium HBT device and manufacture method
CN102544081B (en) Silicon germanium heterojunction NPN (negative-positive-negative) triode and manufacture method
CN102544079B (en) Silicon germanium heterojunction NPN (negative-positive-negative) transistor and manufacture method
CN102386218B (en) Vertical parasitic type precision navigation processor (PNP) device in bipolar complementary metal oxide semiconductor (BiCMOS) technology and manufacture method thereof
CN104425577B (en) Autoregistration germanium-silicon heterojunction bipolar triode device and its manufacture method
CN102969349B (en) Transverse parasitic plug-and-play (PNP) device in SiGe heterojunction bipolar transistor (HBT) technique and production method
CN103117300B (en) Parasitic lateral type PNP device and manufacture method
CN102403344A (en) Parasitic PNP bipolar transistor in silicon germanium BiCMOS (bipolar complementary metal oxide semiconductor) process
CN103066119B (en) Germanium silicon heterojunction bipolar transistor and manufacturing method thereof
CN102412280B (en) Lateral parasitic PNP device in silicon-germanium HBT (heterojunction bipolar transistor) technique
CN103094361B (en) PIS capacitor in a kind of SiGe HBT technique and manufacture method thereof
CN102468329B (en) Silicon germanium heterojunction bipolar transistor multi-fingered structure
CN102543727B (en) Silicon-germanium heterojunction bipolar transistor (SiGe HBT) structure, pseudo buried layer structure and manufacturing method for SiGe HBT
CN103066115B (en) Vertical parasitic type PNP triode and manufacture method
CN102569370B (en) Vertical parasitic PNP device in BiCMOS technology and manufacturing method

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant