CN103779480B - 用于使用液体模塑技术制造led组件的方法和装置 - Google Patents

用于使用液体模塑技术制造led组件的方法和装置 Download PDF

Info

Publication number
CN103779480B
CN103779480B CN201310645805.7A CN201310645805A CN103779480B CN 103779480 B CN103779480 B CN 103779480B CN 201310645805 A CN201310645805 A CN 201310645805A CN 103779480 B CN103779480 B CN 103779480B
Authority
CN
China
Prior art keywords
isolator
led
silicon wafer
fluorescence
tool
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN201310645805.7A
Other languages
English (en)
Other versions
CN103779480A (zh
Inventor
S·塔姆
M·库瓦
潘狄克
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Flextronics AP LLC
Original Assignee
Flextronics AP LLC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Flextronics AP LLC filed Critical Flextronics AP LLC
Publication of CN103779480A publication Critical patent/CN103779480A/zh
Application granted granted Critical
Publication of CN103779480B publication Critical patent/CN103779480B/zh
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/48—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
    • H01L33/52—Encapsulations
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/005—Processes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144—Gold (Au) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838—Bonding techniques
    • H01L2224/83801—Soldering or alloying
    • H01L2224/83805—Soldering or alloying involving forming a eutectic alloy at the bonding interface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838—Bonding techniques
    • H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92—Specific sequence of method steps
    • H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
    • H01L2224/9222—Sequential connecting processes
    • H01L2224/92242—Sequential connecting processes the first connecting process involving a layer connector
    • H01L2224/92247—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93—Batch processes
    • H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/44—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements the complete device being wholly immersed in a fluid other than air
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L24/80 - H01L24/90
    • H01L24/92—Specific sequence of method steps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/075—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L33/00
    • H01L25/0753—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L33/00 the devices being arranged next to each other
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/0132—Binary Alloys
    • H01L2924/01322—Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/102—Material of the semiconductor or solid state bodies
    • H01L2924/1025—Semiconducting materials
    • H01L2924/10251—Elemental semiconductors, i.e. Group IV
    • H01L2924/10253—Silicon [Si]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1204—Optical Diode
    • H01L2924/12041—LED
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2933/00—Details relating to devices covered by the group H01L33/00 but not provided for in its subgroups
    • H01L2933/0008—Processes
    • H01L2933/0033—Processes relating to semiconductor body packages
    • H01L2933/0041—Processes relating to semiconductor body packages relating to wavelength conversion elements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2933/00—Details relating to devices covered by the group H01L33/00 but not provided for in its subgroups
    • H01L2933/0008—Processes
    • H01L2933/0033—Processes relating to semiconductor body packages
    • H01L2933/005—Processes relating to semiconductor body packages relating to encapsulations
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/005—Processes
    • H01L33/0095—Post-treatment of devices, e.g. annealing, recrystallisation or short-circuit elimination
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/48—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
    • H01L33/50—Wavelength conversion elements

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Led Device Packages (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)

Abstract

一种用于制造LED的方法和系统，包括使用液体转移模具在整块硅晶片上同时形成多个隔离体结构，在每个隔离体结构内部将裸片附着到硅晶片，执行焊剂回流，清除焊剂，执行接线键合，分配荧光物，固化荧光物，通过使用液体转移模具在所有隔离体结构上同时形成圆顶结构，安装晶片，以及使用锯以用于单个或多个LED单片化。

Description

用于使用液体模塑技术制造LED组件的方法和装置
技术领域
本发明涉及电子器件组件。更特别地，本发明涉及LED组件。
背景技术
传统的LED组装工艺执行隔离体(dam)附着或分配(dispense)隔离体环氧树脂(epoxy)粘合剂并在随后进行固化，以及在从整块硅晶片单片化的单个硅芯片上形成圆顶。由于需对每个芯片重复地执行上述工艺，因而这种工艺导致了较高的制造/组装成本、较低的吞吐量、较低的产量、以及较低的定位精确度。结果，在这种工艺中需要更多的机器，且该传统LED组装工艺中涉及更多检查和控制步骤。
在下文中描述传统LED组装工艺。图1示出了传统LED组装工艺的工艺流程100。在步骤102中，由整块硅晶片形成单片化的硅面板。在步骤104中，将裸片附着至单片化的硅面板。在步骤106中，执行焊剂回流。在步骤108中，执行焊剂清除。在步骤110中，进行接线键合。在步骤112中，将隔离体附着至基底或分配隔离体环氧树脂。在步骤114中，执行隔离体固化工艺。在步骤116中，将荧光物分配在隔离体中。在步骤118中，固化分配在隔离体中的荧光物。随后，形成圆顶以包封LED部件。在步骤120中，分配用于形成圆顶的材料。在步骤122中，执行圆顶固化的步骤。在步骤124中，将具有LED单元的带状面板安装在基底上。在步骤126中，执行锯割单片化以制造单体芯片。
发明内容
公开了用于改进LED组装工艺的方法和装置。在一些实施例中，使用液体模塑技术(同时形成多个隔离体和圆顶)来替换传统LED组装工艺中的单个隔离体附着和单个圆顶分配步骤。在一些实施例中，在组装工艺中使用整块硅晶片，来替代传统LED组装工艺中使用的小硅面板。
一方面，一种制造LED的方法，包括在硅晶片上形成多个隔离体结构、将多个裸片耦合在硅晶片上、向多个隔离体结构中的一个或多个隔离体结构添加荧光物、固化荧光物以及包封荧光物。在一些实施例中，硅晶片包括整块硅晶片(例如，未切分的晶片薄片)。在其它实施例中，该方法包括使用液体模塑。在一些其它实施例中，形成多个隔离体结构的步骤包括使用液体模塑。在一些实施例中，包封荧光物的步骤包括使用液体模塑。在其它实施例中，包封荧光物的步骤包括在隔离体结构中的至少一个隔离体结构上形成一个或多个圆顶结构。在一些其它实施例中，该方法进一步包括在包封荧光物的步骤之后进行单片化。在一些实施例中，该方法包括在硅晶片上同时形成多个隔离体结构。在其它实施例中，该方法进一步包括在硅晶片上同时形成多个圆顶结构。在一些实施例中，该方法进一步包括在形成多个隔离体结构之后将硅晶片切割为一个或多个带体。
另一方面，一种发光装置，包括在硅晶片上的LED单元阵列、在LED单元中的每个LED单元上的隔离体结构、在隔离体结构中包含的荧光物以及覆盖隔离体结构的盖体。在一些实施例中，硅晶片包括整片硅晶片。在其它实施例中，阵列包括至少20个LED单元。在一些其它实施例中，盖体包括圆顶结构。在一些实施例中，盖体包封荧光物。在其它实施例中，硅晶片通过液体转移模具进行包封。
另一方面，一种制造LED的方法，包括使用液体转移模具在硅晶片上同时形成多个隔离体结构的阵列、将一个或多个LED裸片耦合至隔离体结构、将接线耦合至LED裸片、添加荧光物以被包含在隔离体结构内、以及使用液体转移模具在每个隔离体结构上同时形成圆顶结构。在一些实施例中，该方法进一步包括进行单片化。在其它实施例中，通过锯执行单片化步骤。在一些其它实施例中，该方法进一步包括在硅晶片上形成多个LED光单元的阵列。在一些实施例中，硅晶片包括整块硅晶片。
另一方面，一种制造LED的方法，包括使用第一液体模塑在整块硅晶片上同时形成多个隔离体结构、将至少一个裸片附着至多个隔离体结构中的每个隔离体结构、执行焊剂回流、执行焊剂清除、执行接线键合、在接线键合后分配荧光物、固化分配的荧光物、使用第二液体转移模塑在多个隔离体结构中的每个隔离体结构上形成圆顶结构、安装整块硅晶片以及通过锯进行单片化。
通过阅读下文对实施例的详细描述，本发明的其它特征和优点将更加明显。
附图的简要说明
并入说明书并构成说明书一部分的附图示出了本发明的实施例，其与说明书一起，用于解释本发明的原理，但不旨在将本发明限制为所公开的实施例。
图1是示出传统LED组装工艺的流程图。
图2是示出根据本发明一些实施例的LED组装工艺的流程图。
图3A-3F示出根据本发明一些实施例的LED组装工艺的各个部分。
图3A示出根据本发明一些实施例的隔离体形成工艺。
图3B示出根据本发明一些实施例的裸片附着工艺。
图3C示出根据本发明一些实施例的接线键合工艺。
图3D示出根据本发明一些实施例的荧光物分配工艺。
图3E示出根据本发明一些实施例的圆顶形成工艺
图3F示出根据本发明一些实施例的单片化工艺。
参考上述多篇附图描述了本发明。适当地，仅当相同的元件在超过一篇附图中被公开或示出时，使用相同的附图标记来标识该相同的元件。
具体实施例
现在详细地参考本发明的LED组装方法和设备的实施例，附图中示出这些实施例的示例。下文将结合这些实施例来描述本发明，可以理解，并不旨在将本发明限制为这些实施例和示例。相反，本发明旨在覆盖包含在由所附权利要求书定义的本发明的精神和范围内的变型、修改以及等同体。此外，在下文对本发明的具体说明中，阐述了多个特定的细节以更加详尽地阐述本发明。然而，对于获知所公开内容教导的本领域普通技术人员，可在没有这些特定细节的情况下实践本发明是显而易见的。在其它实例中，并未详细地描述已知的方法和步骤、器件以及工艺，以免不必要地模糊本发明的各个方面。显然地，可以理解，在任意实际实施的开发中，为了获得开发者的特定目的而必须做出许多实施特定的决定，例如服从与应用和商业相关的规定，并且这些特定目的对于不同的实施方式和不同的开发者而言将是不同的。此外，可以理解，这种开发努力可能是复杂和耗时的，但仍然是获知本发明教导的本领域普通技术人员的常规设计。
本文公开了用于改进LED组装工艺的方法和装置。在一些实施例中，使用液体模塑技术来替换传统LED组装工艺中的单个隔离体附着和单个圆顶分配，从而可以在LED光芯片组装工艺中提供较低的组装制造成本、具有更好的产量的较高的生产率。
下文中，附图2是示出了根据本发明一些实施例的LED组装工艺200的流程图。在步骤202中，制备整块硅晶片。根据例如制造单晶硅晶片的传统工艺来制备该整块硅晶片。在步骤204中，使用液体模塑来在整块硅晶片上形成隔离体。在步骤206中，在隔离体以内将一个多个裸片附着到基底。在步骤208中，执行焊剂回流步骤。在步骤210中，从晶片清除焊剂。在步骤212中，将接线键合至基底。在步骤214中，将荧光物分配到隔离体中。在步骤216中，固化分配的荧光物。在步骤218中，执行液体模塑工艺以使每个待包封的隔离体结构变为圆顶结构。在步骤220中，安装整块硅晶片以用于锯切单片化工艺。在步骤222中，执行锯切单片化工艺以制造单片化的单个LED芯片／单元。下文中，随后示出用于实施工艺200的设备。
图3A-3F示出了根据本发明一些实施例的LED组装工艺300。参考附图3A，根据本发明一些实施例，示出了隔离体形成工艺。工艺300可以从制备基底302开始，诸如硅基底或硅晶片。基底302包括一个或多个LED晶格单元304。单元晶格304可以以阵列的方式布置在基底上以最大化基底302上晶格的数量。本领域技术人员可以理解，晶格的任何其它图案或布置是可行的。电极308被图案化在基底302上。电极308可以包括用于与电源耦合以提供使LED(发光二极管)发光的电压偏置的连接器。可在每个单元晶格304上形成一个隔离体结构316作为用于容纳／限制随后步骤中分配的荧光物的侧壁。本领域普通技术人员可以理解，隔离体的壁的形状、高度以及厚度都是可变的。在一些实施例中，隔离体结构316的壁的内部部分形成具有平坦底部的碗状结构。可在每个单元晶格304上形成隔离体结构316。
在一些实施例中，可使用液体转移模具310形成隔离体结构316。液体转移模具可包括顶模具312和底模具314。顶模具312和底模具314可压在一起，从而使用与隔离体结构互补的模具内结构来同时形成多个隔离体结构316。底模具314可以具有用于合适配合基底晶片302的空腔或孔。顶模具312可以包含能够成型并形成多个隔离体结构316的模具结构。表面318(顶模具312的底侧)包括能够同时形成多个隔离体结构316的图案322。可在图案322上的多个空腔320上注入／散布／施加液体模塑材料(例如聚合物)，从而可以形成多个隔离体结构316。在一些实施例中，每个晶格单元304包括在基底302上形成的隔离体结构316。
参考附图3B，根据本发明一些实施例，描述了裸片附着工艺。在基底晶片302上选择的位置上，将LED箱(bin)401附着至晶格单元304。在一些实施例中，通过使用粘合剂裸片附着工艺来执行裸片附着。在一些其它实施例中，通过使用共熔附着工艺来执行裸片附着。
参考附图3C，根据本发明一些实施例，描述了接线键合工艺500。在一些实施例中，在每个单元晶格304上使用金接线502将LED裸片键合至基底晶片302。在一些实施例中，可使用本领域普通技术人员已知的传统接线键合工艺来执行接线键合。
参考附图3D，根据本发明一些实施例，描述了荧光物分配工艺600。通过荧光物分配装置602来分配荧光物604。在隔离体结构316中分配的荧光物604被限制在隔离体结构316内。
参考附图3E，根据本发明一些实施例，描述了圆顶形成工艺700。在分配荧光物后，形成圆顶704来包封包含有分配在隔离体结构中的荧光物的结构702。可以使用液体转移模塑706来执行圆顶704形成工艺700。
参考附图3F，根据本发明一些实施例，描述了单片化工艺800。在台802上安装组装有LED的基底晶片302，以通过切割装置804(诸如锯)进行切割。在分离工艺800后，形成单个LED单元806。
本文描述的LED组装工艺和装置具有超越传统LED组装工艺的多个有利方面。例如，本文所公开的在整块硅晶片上执行的组装工艺与在小面板形状上执行的传统工艺相比，更加有效。此外，本文公开的液体转移模塑工艺可以增强隔离体和圆顶定位的精确性，从而使用本文公开的方法的LED组装的部件与硅基底之间具有更好的粘附力。在相同的测试条件下，与使用单个隔离体附着和单个片化分配工艺的传统工艺相比，生产速率(单元/小时，UPH)提高了四倍。
在本文公开的工艺中使用液体转移模塑还提供了许多有利的方面。例如，本文公开的液体转移模塑工艺能够在硅晶片上同时制造多个／阵列的隔离体和圆顶，这具有较高的尺寸准确度和精密度。在一些实施例中，使用本文公开的工艺的定位和尺寸准确度可达到±10微米的范围内。相反，在传统LED组装工艺中，准确度和精密度仅在±250微米的范围内。此外，使用液体模塑工艺，可省略许多不必要的细装工艺步骤。充分使用晶片和机箱有许多有利的方面。例如，可获得较低的组装成本。
本文公开的工艺和装置可用于制造LED和半导体器件。在操作中，可批量模式地进行制造/组装工艺，从而可消除在每单个LED上的制造工艺的重复。
上文描述了本发明的特定实施例，其中并入了便于理解构造原理和本发明操作的细节。关于各个模块及它们之间的互连关系所示出的特定配置仅是示例性的。这里参考特定实施例及其细节并不是要限制所附的权利要求书的范围。对本领域技术人员而言，在不背离本发明精神和范围的情况下，可对选择示出的实施例进行修改。

Claims (19)

1.一种制造LED组件的方法，包括：
a.使用液体转移模具在整块硅晶片上形成多个隔离体结构，其中所述液体转移模具包括顶模具和底模具，所述顶模具和所述底模具被配置为压在一起，并且使用与所述隔离体结构互补的所述液体转移模具的内结构来同时形成所述多个隔离体结构；
b.在所述隔离体结构中的每个隔离体结构内，将多个LED裸片耦合在所述硅晶片上；
c.向所述多个隔离体结构添加荧光物；
d.固化所述荧光物；以及
e.包封所述荧光物。
2.如权利要求1所述的方法，其中，所述形成多个隔离体结构包括使用液体模塑模具。
3.如权利要求1所述的方法，其中，所述包封所述荧光物包括使用液体模塑模具。
4.如权利要求1所述的方法，其中，所述包封所述荧光物包括在所述多个隔离体结构上形成一个或多个圆顶结构。
5.如权利要求1所述的方法，进一步包括在所述包封所述荧光物之后进行单片化。
6.如权利要求1所述的方法，进一步包括在所述硅晶片上同时形成所述多个隔离体结构。
7.如权利要求1所述的方法，进一步包括在所述硅晶片上同时形成多个圆顶结构。
8.如权利要求1所述的方法，进一步包括在所述形成多个隔离体结构之后，将所述硅晶片切割为一个或多个带体。
9.一种发光装置，包括：
a.在整块硅晶片上的LED单元阵列；
b.围绕所述LED单元的多个隔离体结构；以及
c.液体转移模具，其包括顶模具和底模具，所述顶模具和所述底模具被配置为压在一起，其中所述液体转移模具还包括与所述隔离体结构互补的内结构。
10.如权利要求9所述的发光装置，其中所述阵列包括至少20个LED单元。
11.如权利要求9所述的发光装置，其中所述LED单元包括圆顶结构。
12.如权利要求9所述的发光装置，其中所述LED单元包括包封所述隔离体结构中的荧光物的盖体。
13.如权利要求9所述的发光装置，其中通过所述液体转移模具包封所述硅晶片。
14.一种制造LED的方法，包括：
a.使用液体转移模具在硅晶片上同时形成多个隔离体结构的阵列，其中所述液体转移模具包括顶模具和底模具，所述顶模具和所述底模具被配置为压在一起，并且使用与所述隔离体结构互补的所述液体转移模具的内结构来同时形成所述多个隔离体结构；
b.将一个或多个LED裸片耦合至所述多个隔离体结构；
c.将接线键合至所述LED裸片；
d.添加被包含在所述隔离体结构内的荧光物；以及
e.使用液体转移模具在所述隔离体结构中的每个隔离体结构上形成圆顶结构。
15.如权利要求14所述的方法，进一步包括单片化。
16.如权利要求15所述的方法，其中通过锯执行所述单片化。
17.如权利要求14所述的方法，进一步包括在所述硅晶片上形成多个LED光单元的阵列。
18.如权利要求14所述的方法，其中所述接线包括金接线。
19.一种制造LED的方法，包括：
a.使用第一液体模塑在整块硅晶片上同时形成多个隔离体结构，其中所述第一液体模塑包括顶模具和底模具，所述顶模具和所述底模具被配置为压在一起，并且使用与所述隔离体结构互补的所述第一液体模塑的内结构来同时形成所述多个隔离体结构；
b.将至少一个裸片附着至所述多个隔离体结构中的每个隔离体结构；
c.执行焊剂回流；
d.执行焊剂清除；
e.执行接线键合；
f.在接线键合后分配荧光物；
g.固化分配的所述荧光物；
h.使用第二液体模塑在所述多个隔离体结构中的每个隔离体结构上同时形成圆顶结构；
i.安装所述整块硅晶片；以及
j.通过锯进行单片化。
CN201310645805.7A 2012-10-25 2013-10-24 用于使用液体模塑技术制造led组件的方法和装置 Expired - Fee Related CN103779480B (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US13/660,893 2012-10-25
US13/660,893 US9041019B2 (en) 2012-10-25 2012-10-25 Method of and device for manufacturing LED assembly using liquid molding technologies

Publications (2)

Publication Number Publication Date
CN103779480A CN103779480A (zh) 2014-05-07
CN103779480B true CN103779480B (zh) 2018-05-22

Family

ID=49484197

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201310645805.7A Expired - Fee Related CN103779480B (zh) 2012-10-25 2013-10-24 用于使用液体模塑技术制造led组件的方法和装置

Country Status (3)

Country Link
US (1) US9041019B2 (zh)
EP (2) EP2725631B1 (zh)
CN (1) CN103779480B (zh)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9499921B2 (en) 2012-07-30 2016-11-22 Rayton Solar Inc. Float zone silicon wafer manufacturing system and related process
US9404198B2 (en) * 2012-07-30 2016-08-02 Rayton Solar Inc. Processes and apparatuses for manufacturing wafers
US9209046B2 (en) * 2013-10-02 2015-12-08 Taiwan Semiconductor Manufacturing Company Ltd. Semiconductor device and manufacturing method thereof
CN107470091B (zh) * 2017-09-14 2022-10-04 深圳市鑫龙邦科技有限公司 一种led cob围坝点胶一体机及其实现方法
CN111148338A (zh) * 2018-11-01 2020-05-12 邱昱维 在布局有电路的陶瓷基板上成形环绕壁的方法及该基板

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102456781A (zh) * 2010-10-21 2012-05-16 旭明光电股份有限公司 发光二极管封装及其制造方法

Family Cites Families (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
USRE36414E (en) 1992-04-03 1999-11-30 Sportlite, Inc. Lighting apparatus
US6274890B1 (en) * 1997-01-15 2001-08-14 Kabushiki Kaisha Toshiba Semiconductor light emitting device and its manufacturing method
TW567619B (en) * 2001-08-09 2003-12-21 Matsushita Electric Ind Co Ltd LED lighting apparatus and card-type LED light source
US6882111B2 (en) 2003-07-09 2005-04-19 Tir Systems Ltd. Strip lighting system incorporating light emitting devices
US9198237B2 (en) 2004-02-25 2015-11-24 Lynk Labs, Inc. LED lighting system
US7688280B2 (en) 2004-05-18 2010-03-30 Lightwild, L.C. Expanded bit map display for mounting on a building surface and a method of creating same
US7858408B2 (en) * 2004-11-15 2010-12-28 Koninklijke Philips Electronics N.V. LED with phosphor tile and overmolded phosphor in lens
KR100587017B1 (ko) * 2005-02-23 2006-06-08 삼성전기주식회사 발광 다이오드 패키지 및 그 제조 방법
US8878219B2 (en) * 2008-01-11 2014-11-04 Cree, Inc. Flip-chip phosphor coating method and devices fabricated utilizing method
JP5094802B2 (ja) * 2008-09-26 2012-12-12 シャープ株式会社 光学素子ウエハの製造方法
JP2010123620A (ja) * 2008-11-17 2010-06-03 Stanley Electric Co Ltd 半導体装置の製造方法
US8597963B2 (en) * 2009-05-19 2013-12-03 Intematix Corporation Manufacture of light emitting devices with phosphor wavelength conversion
US8227269B2 (en) * 2009-05-19 2012-07-24 Intematix Corporation Manufacture of light emitting devices with phosphor wavelength conversion
US8440500B2 (en) * 2009-05-20 2013-05-14 Interlight Optotech Corporation Light emitting device
US8097894B2 (en) * 2009-07-23 2012-01-17 Koninklijke Philips Electronics N.V. LED with molded reflective sidewall coating
WO2011079387A1 (en) 2009-12-30 2011-07-07 Lumenpulse Lighting Inc. High powered light emitting diode lighting unit
JP2011199066A (ja) * 2010-03-19 2011-10-06 Seiko Instruments Inc 発光部品、発光器及び発光部品の製造方法
CN101937962A (zh) * 2010-07-30 2011-01-05 晶科电子（广州）有限公司 一种led封装结构及其封装方法
JP2012054270A (ja) * 2010-08-31 2012-03-15 Toyoda Gosei Co Ltd 発光装置の製造方法
US8486724B2 (en) * 2010-10-22 2013-07-16 Tsmc Solid State Lighting Ltd. Wafer level reflector for LED packaging
CN103180661B (zh) 2010-10-22 2016-01-06 松下知识产权经营株式会社 灯及照明装置
CN102130235B (zh) * 2010-12-31 2012-12-26 深圳中景科创光电科技有限公司 一种led芯片的封装方法及封装器件
KR20120091839A (ko) * 2011-02-10 2012-08-20 삼성전자주식회사 플립칩 발광소자 패키지 및 그 제조 방법
CN102738373B (zh) * 2011-04-11 2014-11-05 展晶科技(深圳)有限公司 发光二极管封装结构及其制造方法
US8678611B2 (en) 2011-08-25 2014-03-25 Gt Biomescilt Light Limited Light emitting diode lamp with light diffusing structure

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102456781A (zh) * 2010-10-21 2012-05-16 旭明光电股份有限公司 发光二极管封装及其制造方法

Also Published As

Publication number Publication date
EP2725631A1 (en) 2014-04-30
US20140117384A1 (en) 2014-05-01
CN103779480A (zh) 2014-05-07
US9041019B2 (en) 2015-05-26
EP3608978A1 (en) 2020-02-12
EP2725631B1 (en) 2020-08-26

Similar Documents

Publication Publication Date Title
CN103779480B (zh) 用于使用液体模塑技术制造led组件的方法和装置
EP1922762B1 (en) Manufacturing method of light emitting diode
KR102071463B1 (ko) 형광체 변환 층에 높은 열 전도도 입자를 갖는 led 및 그 제조 방법
CN103681561B (zh) 层叠封装结构中的无源器件及其形成方法
US8999770B2 (en) Systems and methods providing semiconductor light emitters
CN101266934B (zh) 制造多个半导体器件的方法和设备
US10573537B2 (en) Integrated circuit package mold assembly
US10347509B1 (en) Molded cavity fanout package without using a carrier and method of manufacturing the same
US20130256922A1 (en) Method for Fabricating a Semiconductor Device
CN108400217A (zh) 一种高效率led芯片倒装封装方法
EP2477241A2 (en) Method and Apparatus for Depositing Phosphor on Semiconductor Light-Emitting Device
CN107895703A (zh) 多用途非线性半导体封装体装配线
KR101598688B1 (ko) 반도체 디바이스의 제조 방법 및 이에 따른 반도체 디바이스
CN106653655B (zh) 实现多芯片引脚再布线的塑封模具和工艺方法
CN212676260U (zh) 电子设备
CN103794696A (zh) 一种多层曲面纹路的发光二极管封装结构
CN203521457U (zh) 一种多层曲面纹路的发光二极管封装结构
KR101103396B1 (ko) 발광 다이오드 패키지의 제조방법
JP6266888B2 (ja) ダミーフレーム、凸部部材、ダミーフレームの作製方法、樹脂流動性評価方法、樹脂モールド方法、及びモールド金型の製造方法
JP6093834B2 (ja) ダミーフレーム、樹脂モールド評価方法、モールド金型の評価方法、およびモールド金型の製造方法
US20160071789A1 (en) Molded interposer for packaged semiconductor device
CN106019128A (zh) 应用于辐照试验的芯片封装结构及其制作方法
JP2012114305A (ja) ダミーフレーム及び樹脂モールド方法
US11502228B2 (en) Method of producing an optoelectronic semiconductor device

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20180522

Termination date: 20181024