CN103729333A - Backplane bus structure sharing multiple channel time slots and implementation method thereof - Google Patents

Backplane bus structure sharing multiple channel time slots and implementation method thereof Download PDF

Info

Publication number
CN103729333A
CN103729333A CN201410024982.8A CN201410024982A CN103729333A CN 103729333 A CN103729333 A CN 103729333A CN 201410024982 A CN201410024982 A CN 201410024982A CN 103729333 A CN103729333 A CN 103729333A
Authority
CN
China
Prior art keywords
bus
veneer
bridge
time slot
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201410024982.8A
Other languages
Chinese (zh)
Inventor
吕建新
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fiberhome Telecommunication Technologies Co Ltd
Wuhan Research Institute of Posts and Telecommunications Co Ltd
Original Assignee
Fiberhome Telecommunication Technologies Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fiberhome Telecommunication Technologies Co Ltd filed Critical Fiberhome Telecommunication Technologies Co Ltd
Priority to CN201410024982.8A priority Critical patent/CN103729333A/en
Publication of CN103729333A publication Critical patent/CN103729333A/en
Pending legal-status Critical Current

Links

Abstract

The invention discloses a backplane bus structure sharing multiple channel time slots and an implementation method of the backplane bus structure. The method comprises the steps of dividing N single boards into M single board groups, wherein each single board group is connected to a path of bus, and N is not less than M; equally dividing a synchronous clock cycle T into N time slot sections depending on the number N of the single boards, wherein each single board i occupies a corresponding time slot section Ti; triggered by a frame alignment lock, transmitting data to buses through each single board I within self time slot section Ti, and receiving data of other single boards within other time slot sections from the bus; and connecting M buses to a bridging unit, and exchanging and copying time slot section data on various buses through the bridging unit. The method disclosed by the invention has the advantages that the number of connecting lines among the single boards is reduced, backboard printed circuit board (PCB) design is greatly simplified, the number of single board connectors is reduced and equipment cost is reduced. In addition, the bus has fault detection and redundancy functions, thus improving reliabilities of bus and equipment.

Description

Core bus structure and its implementation that multichannel time slot is shared
Technical field
The present invention relates between a plurality of veneers, adopt backboard to carry out the technology of signal interconnection in communication and other electronic equipment, be specifically related to many core bus structure and its implementation that time slot is shared.
Background technology
Communication facilities and some large scale electronic equipments are realized complicated function jointly by polylith circuit board (abbreviation veneer) conventionally, between each veneer, conventionally adopt passive backplane to carry out signal connection, between veneer, the requirement of signal interconnection is simple, reliable, meets information transmission between veneer.These electronic equipments, optical transmission device particularly, along with the capacity of equipment is increasing, the quantity of veneer is more and more, needs the session number that carries out signal interconnection sharply to increase between veneer, caused back panel connector pin number and PCB(printed circuit board (PCB)) on session number sharply increase, backboard PCB lamination number is more and more higher, therefore, adopts interconnect, reducing backboard wiring quantity, is the important technology that improves equipment dependability, reduces backboard cost.
Existing bussing technique is a lot, as I2C bussing technique etc., these technology have all been widely used in fields such as industrial electronic, communication facilitiess, but there is or realize agreement complexity, or reliability and real-time lower etc. the shortcoming of aspect, to some high reliability and the high application scenario of requirement of real-time, be not well suited for.As in communication facilities, between a lot of boards, need intercommunication plate information in place, Real-time Alarm information etc., these information data amounts are little, but require high real-time and reliability.On the other hand, in optical communication equipment, some high capacity communication equipment by tens of even up to a hundred veneers form, realize the interconnection of so large quantity veneer, information mutual communication between veneer arbitrarily, there is certain difficulty in existing core bus technology.
Summary of the invention
Technical matters to be solved by this invention is to solve the core bus technology adopting in electronic equipment to realize agreement complexity, the problem that reliability and real-time are lower.
In order to solve the problems of the technologies described above, the technical solution adopted in the present invention is to provide the shared core bus implementation method of a kind of multichannel time slot, and core bus carries out synchro control by unified clock, said method comprising the steps of:
N piece veneer on backboard is divided into M group veneer group, and every group of veneer Zu You mono-road core bus connects, N >=M;
According to the quantity N of veneer, a synchronous clock cycle T is on average divided into N time slot section, every veneer i takies a corresponding time slot section Ti;
Every veneer adopts time-multiplexed mode mutually to communicate by corresponding core bus, and every veneer i is triggered by frame alignment clock, in the time slot section Ti of oneself, data are sent in corresponding bus, and in corresponding bus, receive the data of other other veneer of time slot section;
M road bus is all connected on bridge-jointing unit by backboard, by bridge-jointing unit, is realized the exchanges data in the corresponding time slot section in each bus and is copied.
In said method, every road bus arranges a backup bus, forms primary, standby bus redundancy, and each veneer sends to data in primary and backup bus simultaneously, and select bus working properly to receive data, bridge-jointing unit converges the data in the bus working properly with bridge joint.
In said method, every road bus realizes fault detection capability by sync byte is set.
In said method, be bridge-jointing unit configuring redundancy, configure active and standby two bridge-jointing units, the output of active and standby bridge-jointing unit Mei road bus is active and standby and connect by backboard, and active and standby bridge-jointing unit receives the input of each road bus simultaneously; When normal, by primary bridge-jointing unit, complete Data Bridge, standby bridge-jointing unit high resistant output, when primary bridge-jointing unit fault, automatically switches into primary bridge-jointing unit, complete the bridges forward of data, out of order primary bridge-jointing unit automatically switches into standby bridge-jointing unit.
The present invention also provides a kind of multichannel time slot shared core bus structure, comprising:
Synchronous clock, offers all veneers by backboard clock bus and uses, and an one synchronous clock cycle T is on average divided into N time slot section according to the veneer quantity N on backboard;
M road bus, the N piece veneer on backboard is divided into M group veneer group, and every group of veneer group connects a road bus; On every veneer i, be equipped with bus time slot processing unit, and every veneer triggers by frame alignment clock, in the time slot section Ti of oneself, data are sent in corresponding bus, and receive the data of other other veneer of time slot section from corresponding bus;
Bridge-jointing unit, connects M road bus, realizes the exchanges data in the corresponding time slot section in each bus and copies;
Backboard, as the supporting body of M road bus and clock bus, M road bus connects with veneer in corresponding group by backboard respectively; Bridge-jointing unit connects M road bus by backboard; Clock bus offers each single-deck as synchronous clock by backboard.
The present invention, core bus is star bus structure, by multiple bus, by bridge-jointing unit, interconnect and form, be applied on equipment complicated, that veneer quantity is many, can realize between all veneers and adopt a bus to interconnect, have simple in structure, realize easily, cost is low, real-time, connecting single board quantity is many, the easy feature of expansion, can greatly simplify the line quantity of backplane interconnect, reduce backboard and connector cost, improve equipment dependability.
Accompanying drawing explanation
Fig. 1 is that in the present invention, bus time slot is divided schematic diagram;
Fig. 2 is the refinement enlarged drawing that in Fig. 1, bus time slot is divided;
Bus hardware implementation structure schematic diagram on veneer in Fig. 3 the present invention;
Fig. 4 is that in the present invention, break-even bus forms schematic diagram;
Fig. 5 has the bus of redundancy to form schematic diagram in the present invention;
Fig. 6 is the formation schematic diagram of the bridge-jointing unit in the present invention.
Embodiment
Below in conjunction with specification drawings and specific embodiments, the present invention is described in detail.
The application scenarios of this specific embodiment is large Capacity Optical telecommunication transmission equipment, realizes veneer information in place and the transmission of alarm signal between each veneer.
Large Capacity Optical transmission equipment card quantity is a lot, and generally at tens of, what have reaches more than 70, needs to transmit the information such as veneer is in place, alarm, switching control, to realize the protection of business and the Standby control of veneer between veneer.Between veneer on optical transmission device, adopt backboard to interconnect, conventional implementation method is to adopt solid wire to carry out point to point connect to different information, along with veneer quantity increases, the session number that interconnects between plate increases by geometric progression, on veneer, need more signal connector, backboard PCB is very complicated, and difficulty of processing is large, and cost sharply rises.
For this reason, the invention provides the shared core bus structure of a kind of multichannel time slot, as shown in Figure 4, this core bus comprises M road bus, synchronous clock and bridge-jointing unit, M road bus is carried out synchro control by unified clock, be that core bus depends on synchronous clock and carries out work, the veneer in bus is realized the intercommunication between veneer data according to bus protocol, comprises the division of bus time slot, veneer time slot section composition, input and output control etc.
N piece veneer on backboard is divided into the M group veneer group corresponding with M root bus according to the physical location distribution of veneer, and every veneer in every group of veneer group is connected in a corresponding road bus, N >=M.
On the veneer of connection core bus and bridge-jointing unit, all comprise the circuit (as Fig. 3 and Fig. 4) such as transmission, receiving element and time slot processing controls.
Synchronous clock provides (being generally bridge-jointing unit) by the public veneer on equipment, offers all veneers and uses, for bus being carried out to data synchronously and sampling by backboard clock bus.Synchronous clock is comprised of frame alignment clock and sampling clock, and transmitting element adopts synchronous clock to send data, and receiving element adopts synchronous clock sampling to receive data.
M road bus connects each veneer and bridge-jointing unit, can be backboard PCB line, can be also stube cable wire.
Veneer sends data by transmitting element, by receiving element, receives data.
Bus time slot processing unit is realized the sequence control that sends the framing of data, the solution frame that receives data and transmission data, every veneer is triggered by frame alignment clock, in the time slot section Ti of oneself, data are sent in corresponding bus, and receive the data of other other veneer of time slot section from corresponding bus.
Bridge-jointing unit is realized the bridge joint of data in each road bus, and the data that are about on different bus mutually exchange and copy.Bridge-jointing unit is also comprised of transmitting element, receiving element, bus time slot processing and control element (PCE) and cross unit, and transmitting element wherein, receiving element, bus time slot processing units quantity and need the bus way of bridge joint identical, cross unit is realized the exchange of data between each bus and is copied.
Backboard, as the supporting body of M road bus and clock bus, M road bus connects with veneer in corresponding group by backboard respectively; Bridge-jointing unit connects M road bus by backboard; Clock bus offers each single-deck as synchronous clock by backboard.Veneer in bus is realized the intercommunication between veneer data according to bus protocol, comprises the division of bus time slot, veneer time slot section composition, input and output control etc.
The core bus implementation method that multichannel time slot provided by the invention is shared, comprises the following steps:
Physical layout and quantity according to veneer in equipment arrange M bar bus, and the N piece veneer on backboard is divided into M group veneer group, and every group of veneer group connects a road bus, N >=1, M >=1, N >=M, limited by interface device driving force, general every bus connecting single board is less than 20.
According to the quantity N of veneer, a synchronous clock cycle T is on average divided into N time slot section, the every corresponding time slot section Ti of veneer i; In general, for processing convenient and consistance, the time slot section of every veneer is divided equally, and if Bus Speed is S, veneer number is N, and the every external maximum functional speed sending of veneer is S/N.
Concerning each piece veneer i transmitting-receiving, this bus is mongline bidirectional transmitting-receiving structure, on single line, can realize and receive and send simultaneously.Bus interface level can be TTL, CMOS or LVDS, and on veneer, interface device must be supported " line with " function, is output as the forms such as open-drain, open collector.When Bus Speed adopts TTL, CMOS level, Wei Yi road bus when lower (as lower than 10Mbps); When Bus Speed is when higher (as higher than 10Mbps), adopt LVDS level, be a pair of differential bus.Every veneer adopts time-multiplexed mode by this bus and other communicating with single board, and every veneer i is triggered by frame alignment clock, in the time slot section Ti of oneself, data are sent in corresponding bus, other time slot section output open circuit or high resistant receive the data of other veneer in other time slot section in other time slot section from this bus.
M road bus is all connected on bridge-jointing unit by backboard, by bridge-jointing unit, realize the exchanges data in the corresponding time slot section in each bus and copy, to every bus, first bridge-jointing unit copies to non-bus time slot segment data in other bus in this bus, then this bus time slot segment data is arranged to high resistant output.
With jumbo OTN (light transmission) equipment, realize illustrating below.Suppose to have 80 veneers (N=80) on equipment, according to the physical layout of veneer, be on average divided into 4 groups (M=4), 4 tunnel buses are set.All veneers are connected respectively in the bus of corresponding Yi road and (in the bus of every road, connect 20 veneers) according to the physical location on equipment, and the veneer in the bus of every road connects as shown in Figure 3.
For obtaining high traffic rate (if Bus Speed is 19.44Mb/s), bus adopts BLVDS(bus-type LVDS) level, the BLVDS transponder chip that sending and receiving hardware interface on veneer can adopt transmitting-receiving to integrate, the SN65MLVD048 of RuTI company etc.Bus time slot on veneer is processed and sending controling unit, according to bus protocol, realize the transmission of time slot segment data and control and receive the processing of solution frame, conventionally adopt FPGA (programmable gate array) or CPLD (CPLD) device to realize.
For improving the reliability of core bus in short circuit or the failure exception situation such as open circuit; avoid some single board interface failure of chip to cause whole road bus to be drawn extremely; adopt two identical buses to realize the redundancy protecting of primary bus and standby bus; each veneer sends to data in primary and backup bus simultaneously; and select bus working properly to receive data, bridge-jointing unit selects to converge the data in the bus working properly with bridge joint.As shown in Figure 3 and Figure 5, in Fig. 3, every veneer You Er road transmitting-receiving interface, is connected with two buses (bus a and bus b) respectively.In Fig. 5, two buses of bridge-jointing unit and this group are connected simultaneously, and the content that these two buses transmit is identical.The transmitting-receiving interface that on veneer, bus connects by two independently interface chip realize, do not advise adopting the chip of integrated two-way interface on same chip.
First according to demand and the system clock of transmission information, determine the transfer rate of bus.In optical transmission device, have synchronous between veneer of reliable system clock, the synchronous clock that this bus adopts is the synchronous clock of equipment.Assumes synchronization clock is 19.44MHz, frame alignment clock is 8kHz, and bus is divided into 80 time slot sections, every corresponding 1 the time slot section of veneer, the maximum transmission rate of every veneer is about 243Kb/s(19.44MHz/80), time slot section is divided as shown in Figure 1 and Figure 2.In this example, have 4 tunnel buses.Every road bus takies a bus data section time slot, and therefore, in this example, total bus 1 data segment arrives bus 4 data segments totally 4 bus data section time slots, has comprised again 20 corresponding veneer time slot sections on each bus data section time slot.
Synchronous clock adopts equipment clock, by the clock unit of equipment, is provided.For the equipment that there is no clock unit, a synchronous clock generation unit is established in suggestion, produces the clock of this bus requirements, and this unit is placed on bridge-jointing unit.
Time slot on veneer is processed and sending controling unit is realized by FPGA or CPLD, completes following functions:
(1) be responsible for the framing to bus, according to bus and protocol requirement, in time slot section corresponding to this veneer, veneer information in place, address, warning information etc. added in information payload.
(2) be responsible for the solution frame to bus, according to bus specification, the time slot section of the veneer that needs are received receives, if this veneer is veneer 1, need to know information in place and the warning information of No. 28 veneers, resolve the content of No. 28 veneer time slot sections, simultaneously whether working properly according to this bus of protocol detection, and provide alarm indication.
(3) this veneer is externally exported control, controls LVDS interface and only in time slot section corresponding to this veneer, sends (output), and other time slot section receives only, and does not send.
The exchange that data in 4 tunnel buses are carried out data at bridge-jointing unit copies, and forms complete bus structure.The formation of bridge-jointing unit as shown in Figure 6.Bridge-jointing unit is placed on (as control panel, cross board or clock board etc.) in the public veneer on equipment, and for improving reliability, this public veneer also has redundancy backup, and standby board does not send data, an interception data.The bridge-jointing unit of work is selected working properly the carrying out Data Bridge and copy in a road in two groups of buses, when the bridge-jointing unit of work breaks down, automatically switches on backup bridging unit.The transmitting-receiving interface of bridge-jointing unit is identical with the transmitting-receiving interface on veneer.Data Bridge is programmed and is realized by FPGA or CPLD, completes the data Replica on different bus and shares, and this bus time slot segment data is arranged to high resistant output control.
In FPGA in veneer or CPLD, the data of sending and receiving can be write and be read by the CPU on veneer (central processing unit), also can directly as alarm and control, be used by FPGA or CPLD.
Adopt bus structure provided by the invention, simplified the wiring quantity between veneer, greatly simplified backboard PCB design, reduced veneer connector quantity, reduced equipment cost.In addition, bus has fault detect and redundancy feature, has improved the reliability of equipment.
Method provided by the invention, bus and bridge-jointing unit unit all have function of redundancy protection, and the realization of function of redundancy protection is described in detail above, at this, no longer repeats to introduce.
The present invention also adopts following measure to improve the reliability of this bus.
1) each bus is arranged to backup bus, i.e. bridge-jointing unit and every veneer interconnection all has two identical buses, and the information of transmitting in these two buses is identical.
2) every bus must have certain fault detection capability, and the fault detect of bus can realize by sync byte is set.
3) bridge-jointing unit business only converges data in the bus working properly with bridge joint, and each veneer sends in these two buses simultaneously, selects bus working properly to receive.
4) bridge-jointing unit redundancy, has two identical bridge-jointing units (main standby), and the output of active and standby bridge-jointing unit Mei road bus is active and standby and connect by backboard, and active and standby bridge-jointing unit receives the input of each road bus simultaneously.When normal, by primary bridge-jointing unit, complete Data Bridge, standby bridge-jointing unit do not work (high resistant output).When primary bridge-jointing unit fault, standby bridge-jointing unit automatically switches into primary bridge-jointing unit, completes the bridges forward of data, and out of order primary bridge-jointing unit automatically switches into standby bridge-jointing unit.
The present invention, simple in structure, realize easily, there is core bus and the redundancy protected method of high reliability and real-time, easily expansion.Adopt this bus can greatly simplify the number of signals interconnecting between each veneer on backboard, reduce backboard complexity and the PCB number of plies.
The present invention is not limited to above-mentioned preferred forms, and anyone should learn the structural change of making under enlightenment of the present invention, and every have identical or close technical scheme with the present invention, within all falling into protection scope of the present invention.

Claims (5)

1. the shared core bus implementation method of multichannel time slot, is characterized in that, core bus carries out synchro control by unified clock, said method comprising the steps of:
N piece veneer on backboard is divided into M group veneer group, and every group of veneer group connects a road core bus, N >=M;
According to the quantity N of veneer, a synchronous clock cycle T is on average divided into N time slot section, every veneer i takies a corresponding time slot section Ti;
Every veneer i adopts time-multiplexed mode mutually to communicate by corresponding core bus, and every veneer i is triggered by frame alignment clock, in the time slot section Ti of oneself, data are sent in corresponding bus, and in corresponding bus, receive the data of other other veneer of time slot section;
M road bus is all connected on bridge-jointing unit by backboard, by bridge-jointing unit, is realized the exchanges data in the corresponding time slot section in each bus and is copied.
2. the method for claim 1, it is characterized in that, every road bus arranges a backup bus, form primary, standby bus redundancy, each veneer sends to data in primary and backup bus simultaneously, and select bus working properly to receive data, bridge-jointing unit converges the data in the bus working properly with bridge joint.
3. the method for claim 1, is characterized in that, every road bus realizes fault detection capability by sync byte is set.
4. the method for claim 1, it is characterized in that, be bridge-jointing unit configuring redundancy, configures active and standby two bridge-jointing units, the output of active and standby bridge-jointing unit Mei road bus is active and standby and connect by backboard, and active and standby bridge-jointing unit receives the input of each road bus simultaneously; When normal, by primary bridge-jointing unit, complete Data Bridge, standby bridge-jointing unit high resistant output, when primary bridge-jointing unit fault, standby bridge-jointing unit automatically switches into primary bridge-jointing unit, complete the bridges forward of data, out of order primary bridge-jointing unit automatically switches into standby bridge-jointing unit.
5. the shared core bus structure of multichannel time slot, is characterized in that, comprising:
Synchronous clock, offers all veneers by backboard clock bus and uses, and an one synchronous clock cycle T is on average divided into N time slot section according to the veneer quantity N on backboard;
M road bus, the N piece veneer on backboard is divided into M group veneer group, and every group of veneer group connects a road bus; On every veneer i, be equipped with bus time slot processing unit, and every veneer triggers by frame alignment clock, in the time slot section Ti of oneself, data are sent in corresponding bus, and receive the data of other other veneer of time slot section from corresponding bus;
Bridge-jointing unit, connects M road bus, realizes the exchanges data in the corresponding time slot section in each bus and copies;
Backboard, as the supporting body of M road bus and clock bus, M road bus connects with veneer in corresponding group by backboard respectively; Bridge-jointing unit connects M road bus by backboard; Clock bus offers each single-deck as synchronous clock by backboard.
CN201410024982.8A 2014-01-20 2014-01-20 Backplane bus structure sharing multiple channel time slots and implementation method thereof Pending CN103729333A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201410024982.8A CN103729333A (en) 2014-01-20 2014-01-20 Backplane bus structure sharing multiple channel time slots and implementation method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201410024982.8A CN103729333A (en) 2014-01-20 2014-01-20 Backplane bus structure sharing multiple channel time slots and implementation method thereof

Publications (1)

Publication Number Publication Date
CN103729333A true CN103729333A (en) 2014-04-16

Family

ID=50453412

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201410024982.8A Pending CN103729333A (en) 2014-01-20 2014-01-20 Backplane bus structure sharing multiple channel time slots and implementation method thereof

Country Status (1)

Country Link
CN (1) CN103729333A (en)

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105022718A (en) * 2015-07-08 2015-11-04 上海大学 Adaptive shared bus starting acceleration method for multiprocessor system
CN107078933A (en) * 2014-10-21 2017-08-18 罗伯特·博世有限公司 Subscriber station for communication system and the method for the communication based on CAN for High Data Rate
CN108027795A (en) * 2015-09-22 2018-05-11 Ovh公司 Modularization bottom plate
CN108664433A (en) * 2018-05-11 2018-10-16 成都坤恒顺维科技股份有限公司 A kind of low time delay shake high speed signal switching technology and the backboard using the Technology design
CN109284242A (en) * 2018-08-10 2019-01-29 烽火通信科技股份有限公司 Multi-groove interactively communicates method and device on backboard
CN110048825A (en) * 2019-04-03 2019-07-23 郑州轨道交通信息技术研究院 A kind of method and its communication means of bus-sharing
CN110601801A (en) * 2019-08-23 2019-12-20 深圳震有科技股份有限公司 TDM backplane bus test method, test device and storage medium
CN110635980A (en) * 2018-06-21 2019-12-31 深圳市中航比特通讯技术有限公司 Controlled shared bus and method
CN110601801B (en) * 2019-08-23 2021-11-05 深圳震有科技股份有限公司 TDM backplane bus test method, test device and storage medium

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN2430817Y (en) * 2000-06-13 2001-05-16 西安交通大学 Variable bandwidth digital loop carrier equipment
CN1777877A (en) * 2002-12-27 2006-05-24 艾利森电话股份有限公司 Method for reducing bus load in a synchronous data bus system
CN101001474A (en) * 2006-12-31 2007-07-18 华为技术有限公司 Communication equipment, method and exchange plate for implementing multi-service unified exchange
CN103116564A (en) * 2013-03-11 2013-05-22 烽火通信科技股份有限公司 Time slot multiplexing single two-way backplane bus and redundancy protective method thereof

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN2430817Y (en) * 2000-06-13 2001-05-16 西安交通大学 Variable bandwidth digital loop carrier equipment
CN1777877A (en) * 2002-12-27 2006-05-24 艾利森电话股份有限公司 Method for reducing bus load in a synchronous data bus system
CN101001474A (en) * 2006-12-31 2007-07-18 华为技术有限公司 Communication equipment, method and exchange plate for implementing multi-service unified exchange
CN103116564A (en) * 2013-03-11 2013-05-22 烽火通信科技股份有限公司 Time slot multiplexing single two-way backplane bus and redundancy protective method thereof

Cited By (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107078933A (en) * 2014-10-21 2017-08-18 罗伯特·博世有限公司 Subscriber station for communication system and the method for the communication based on CAN for High Data Rate
CN107078933B (en) * 2014-10-21 2021-03-09 罗伯特·博世有限公司 Subscriber station for a communication system and method for high data rate CAN-based communication
CN105022718A (en) * 2015-07-08 2015-11-04 上海大学 Adaptive shared bus starting acceleration method for multiprocessor system
CN105022718B (en) * 2015-07-08 2018-07-13 上海大学 A kind of adaptive shared bus starting accelerated method of multicomputer system
CN108027795A (en) * 2015-09-22 2018-05-11 Ovh公司 Modularization bottom plate
CN108027795B (en) * 2015-09-22 2021-11-09 Ovh公司 Modular backplane
CN108664433A (en) * 2018-05-11 2018-10-16 成都坤恒顺维科技股份有限公司 A kind of low time delay shake high speed signal switching technology and the backboard using the Technology design
CN110635980A (en) * 2018-06-21 2019-12-31 深圳市中航比特通讯技术有限公司 Controlled shared bus and method
CN109284242A (en) * 2018-08-10 2019-01-29 烽火通信科技股份有限公司 Multi-groove interactively communicates method and device on backboard
CN110048825A (en) * 2019-04-03 2019-07-23 郑州轨道交通信息技术研究院 A kind of method and its communication means of bus-sharing
CN110601801A (en) * 2019-08-23 2019-12-20 深圳震有科技股份有限公司 TDM backplane bus test method, test device and storage medium
CN110601801B (en) * 2019-08-23 2021-11-05 深圳震有科技股份有限公司 TDM backplane bus test method, test device and storage medium

Similar Documents

Publication Publication Date Title
CN103729333A (en) Backplane bus structure sharing multiple channel time slots and implementation method thereof
US20180081761A1 (en) Detecting and sparing of optical pcie cable channel attached io drawer
US10467110B2 (en) Implementing cable failover in multiple cable PCI Express IO interconnections
CN1909559B (en) Interface board based on rapid periphery components interconnection and method for switching main-control board
CN101710314B (en) High-speed peripheral component interconnection switching controller and realizing method thereof
CN100511192C (en) Method used for storing channel with bit channel multifunction on-line recovery, device and system thereof
JP2013168164A5 (en)
CN101399654B (en) Serial communication method and apparatus
CN103116564B (en) Time slot multiplexing single two-way backplane bus and redundancy protective method thereof
US7032135B2 (en) Equipment protection using a partial star architecture
JP5772911B2 (en) fault tolerant system
CN106713184A (en) Dual-redundancy data exchange device
US20060212619A1 (en) Data processing system
CN110557285A (en) Detector data acquisition system architecture and communication method
CN108337577A (en) A kind of integrated backboards of novel VPX
CN103814367A (en) Communications assembly comprising multi-channel logic communication via physical transmission path, for serial interchip data transmission
TWI469579B (en) Modbus data collection apparatus
CN206807466U (en) A kind of high availability redundant ciphering terminal based on PCIE non-transparent bridges
KR20150008746A (en) Peripheral Component Interconnect Express switch apparatus and method for controlling connection using the same
CN102638589A (en) Determining method of corresponding connection relation of channels, as well as related connecting ends and system
CN106095720A (en) A kind of multichannel computer system
WO2018155791A1 (en) Multi-purpose adapter card and integration method thereof
CN101621333B (en) Hardware structure for protecting and switching optical link redundancy in communication system
CN100478932C (en) Electronic apparatus
CN208781217U (en) Computer card

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
ASS Succession or assignment of patent right

Owner name: WUHAN INST. OF POST + TELECOM SCIENCE

Free format text: FORMER OWNER: FENGHUO COMMUNICATION SCIENCE +. TECHNOLOGY CO., LTD.

Effective date: 20150104

Owner name: FENGHUO COMMUNICATION SCIENCE +. TECHNOLOGY CO., L

Effective date: 20150104

C41 Transfer of patent application or patent right or utility model
TA01 Transfer of patent application right

Effective date of registration: 20150104

Address after: 430074 Wuhan, Hongshan Province District Road, Department of mail, No. 88 hospital

Applicant after: Wuhan Inst. of Post & Telecom Science

Applicant after: Fenghuo Communication Science &. Technology Co., Ltd.

Address before: China Science and Technology Park Dongxin road East Lake Development Zone 430074 Hubei Province, Wuhan City, No. 5

Applicant before: Fenghuo Communication Science &. Technology Co., Ltd.

RJ01 Rejection of invention patent application after publication
RJ01 Rejection of invention patent application after publication

Application publication date: 20140416