CN103489963A - Method for tracking solar cell silicon wafer - Google Patents

Method for tracking solar cell silicon wafer Download PDF

Info

Publication number
CN103489963A
CN103489963A CN201310470559.6A CN201310470559A CN103489963A CN 103489963 A CN103489963 A CN 103489963A CN 201310470559 A CN201310470559 A CN 201310470559A CN 103489963 A CN103489963 A CN 103489963A
Authority
CN
China
Prior art keywords
delineation
silicon
delineation line
tracking
solar cell
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201310470559.6A
Other languages
Chinese (zh)
Other versions
CN103489963B (en
Inventor
郑付成
王振华
黄东海
谢建
高云峰
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shenzhen Hans Laser Technology Co Ltd
Han s Laser Technology Co Ltd
Original Assignee
Shenzhen Hans Laser Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shenzhen Hans Laser Technology Co Ltd filed Critical Shenzhen Hans Laser Technology Co Ltd
Priority to CN201310470559.6A priority Critical patent/CN103489963B/en
Publication of CN103489963A publication Critical patent/CN103489963A/en
Application granted granted Critical
Publication of CN103489963B publication Critical patent/CN103489963B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/18Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
    • H01L31/1876Particular processes or apparatus for batch treatment of the devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L22/00Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
    • H01L22/20Sequence of activities consisting of a plurality of measurements, corrections, marking or sorting steps
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/544Marks applied to semiconductor devices or parts, e.g. registration marks, alignment structures, wafer maps
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02EREDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
    • Y02E10/00Energy generation through renewable energy sources
    • Y02E10/50Photovoltaic [PV] energy
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02PCLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50Manufacturing or production processes characterised by the final manufactured product

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Electromagnetism (AREA)
  • Photovoltaic Devices (AREA)
  • Laser Beam Processing (AREA)
  • Mechanical Treatment Of Semiconductor (AREA)

Abstract

A method for tracking a soar cell silicon wafer comprises the following steps that a groove is formed in a selected cutting face of a crystalline silicon workpiece in a laser etching mode, a series of etching lines of different widths and intervals are formed, all the etching lines are encoded to form a code pattern for marking tracking information, and at least one of the widths, the depths and the intervals of the etching lines are used as an encoding object. The method for tracking the soar cell silicon wafer can track a crystalline silicon solar cell silicon wafer, the process is simple, and cost is low.

Description

The tracking of silicon chip of solar cell
[technical field]
The invention belongs to technical field of solar cells, be specifically related to a kind of method that adopts laser grooving and scribing to realize the tracking of crystal silicon solar energy battery silicon chip.
[background technology]
Since entering this century, the photovoltaic industry becomes one of fastest-rising industry in the world, and in all kinds of solar cells, crystal silicon solar energy battery is in occupation of 80% the market share nearly.Crystal silicon solar energy battery utilizes the photovoltaic effect of p-n junction to realize opto-electronic conversion, and the sunlight absorbed is converted to electric energy, and is load supplying.What in solar cell, play a key effect is mainly formed p-n junction structure in the solar cell preparation process, there is the semi-conducting material of certain energy gap after the radiation of receiving sunlight, the photon that energy surpasses the semiconductor energy gap can excite the generation electron hole pair in semiconductor bulk, the electron hole pair produced is separated by the internal electric field of p-n junction, producing photogenerated current and photoproduction electromotive force, is load supplying by external circuit.
The restriction photovoltaic industry continues cost and the conversion efficiency that restraining factors of development are exactly solar cell at present.High expensive with relative poor efficiency is the bottleneck that the restriction industry continues development.One of them key constraints is that the silicon chip used in traditional crystal-silicon solar cell production process is all often the silicon chip adopted from different resistivity of different productive years of different manufacturers, often be difficult in process of production screen and select one by one, this causes very large difficulty for experimental study and large batch of production classification, how the silicon chip information of producing is reasonably classified and recognition and tracking, this becomes the problem that each large battery production producer and scientific research institutions are studied always.
Can well embody the flow process of whole production chain for the tracking of silicon chip information, comprise the selection of silicon material, the mode of ingot casting or crystal pulling, silicon chip impurity concentration etc., the on-line tracing of silicon chip also can produce for follow-up battery manufacture good directive function simultaneously, comprise the optimization of experiment, the coupling of industrialization etc.Research about this one side yet there are no the Patents report.
[summary of the invention]
In view of above-mentioned condition, be necessary to provide a kind of and can follow the tracks of that silicon solar cell silicon chip, technique are simple, the tracking of lower-cost silicon chip of solar cell.
A kind of tracking of silicon chip of solar cell, comprise the steps:
Adopt the laser grooving and scribing mode to be slotted on the described selected cut surface of described crystalline silicon workpiece, form a plurality of delineation lines of a series of different in width and spacing, and described a plurality of delineation lines are encoded, to be formed for the coding pattern of mark trace information, at least one of wherein take in live width, the degree of depth and the spacing of described delineation line is coded object.
In embodiment, described crystalline silicon workpiece is monocrystalline silicon silicon rod, polysilicon silicon ingot or quasi-monocrystalline silicon ingot therein;
Perhaps, described trace information comprises the manufacturer, productive year, particular location, size and resistivity in described crystalline silicon workpiece, at least one in impurity concentration of silicon chip.
Therein in embodiment, the power of the laser adopted is 10~100W, wavelength is 250~1064nm, laser pulse frequency is 1kHz~300kHz, sweep speed is 10~1000mm/s, pumping current is 10~50A, delineation number of times be 1~100 time pulse or continuous laser, and the hot spot that will after focusing on, reach the micron dimension diameter shines on the described selected cut surface of described crystalline silicon workpiece and carries out intensive scanning fluting.
In embodiment, the live width of described delineation line is 100~300 μ m therein, and the degree of depth is 10~100 μ m, and spacing is 0.5~5mm.
In embodiment, the degree of depth of described a plurality of delineation lines is all identical therein, and spacing changes along with line width variation, and means different coding numerical value with the described delineation line of different live widths.
Therein in embodiment, the delineation line presentation code " 0 " that live width is 100 μ m, the delineation line presentation code " 1 " that live width is 120 μ m, the delineation line presentation code " 2 " that live width is 140 μ m, the delineation line presentation code " 3 " that live width is 160 μ m, the delineation line presentation code " 4 " that live width is 180 μ m, the delineation line presentation code " 5 " that live width is 200 μ m, the delineation line presentation code " 6 " that live width is 220 μ m, the delineation line presentation code " 7 " that live width is 240 μ m, the delineation line presentation code " 8 " that live width is 260 μ m, the delineation line presentation code " 9 " that live width is 280 μ m.
Therein in embodiment, described coding pattern comprises coding site and check position, described check position is positioned at the zone, center of described coding site, the coded message of described coding site comprises the coded message of position of silicon wafer, the coded message of described position of silicon wafer is comprised of the delineation line that tilts of the described check position fixed range of distance, according to the fixed range of described inclination delineation line and check position, can judge the positional information that described silicon chip is arranged in described crystalline silicon workpiece.
Therein in embodiment, described coding pattern also comprises original position and final position, described original position and final position are symmetrically distributed about described check position respectively, and the delineation line mode of described original position, final position and check position is to close on the delineation line of two 100-300 μ m live widths.
Therein in embodiment, the coded message of described coding site also comprises the coded message of crystalline silicon workpiece, the coded message of described crystalline silicon workpiece is positioned at described check position one side, the coded message of described position of silicon wafer is positioned at described check position opposite side, and the delineation line mode of the coded message of described crystalline silicon workpiece is to close on 3 delineation lines arranged side by side.
In embodiment, the coded message of described crystalline silicon workpiece is comprised of the equally spaced delineation line of four row group therein, and each delineation line group comprises 3 delineation lines; The coded message of described coding site included one group of grouping information in same described crystalline silicon workpiece before described final position, 3 delineation lines, consisted of, and numbering increases progressively from top to bottom successively.
In embodiment, also comprise the steps: therein
Described crystalline silicon workpiece after cross-notching is cleaned, wipe oil impurity and lbg damage;
Described crystalline silicon workpiece is carried out to the silicon chip cutting, complete section work;
The silicon chip that section is finished is cleaned, and removes damage and greasy dirt and verifies laser grooving and scribing line following effect.
In embodiment, the cleaning agent of wipe oil and laser damage is sodium hydroxide solution therein, and the quality percentage composition is 5-15%, 25 ℃ of temperature, or be tetramethyl ammonium hydroxide solution, solution quality percentage composition 5-20%, 25 ℃ of temperature.
The tracking of above-mentioned silicon chip of solar cell at least has the following advantages:
(1) slotted on the cut surface of silicon chip of solar cell by the mode that adopts the laser incising line, formed the delineation line of codified, thereby realized the tracking of silicon chip of solar cell, be convenient to the production in enormous quantities of commercial running and the control of yields.
(2) adopt the mode of laser incising line to realize a silicon chip tracking, technique is simple, is easy to be integrated in industrialization production, in the situation that do not increase extra cost, by increasing a laser, can realize.
(3) adopt the mode of laser incising line to realize the tracking of silicon ingot (or silicon rod) and silicon chip information, there is good reference function for quality control and the R&D and production of follow-up silicon material, for research work provides a good reference.
(4) adopt laser incising line mode to realize the tracking of silicon ingot (or silicon rod) and silicon chip information, can well avoid the later stage assembly because the mismatch phenomenon of the former thereby generation of solar cell.
[accompanying drawing explanation]
Fig. 1 is the schematic diagram of the coding pattern of silicon ingot;
Fig. 2 is the enlarged diagram of the silicon ingot coded message of coding pattern;
Fig. 3 is the generalized section of coding pattern.
[embodiment]
For the ease of understanding the present invention, below with reference to relevant drawings, the present invention is described more fully.Provided preferred embodiment of the present invention in accompanying drawing.But the present invention can realize in many different forms, is not limited to embodiment described herein.On the contrary, provide the purpose of these embodiment be make the understanding of disclosure of the present invention more comprehensively thorough.
It should be noted that, when element is called as " being fixed in " another element, can directly can there be element placed in the middle in it on another element or also.When an element is considered to " connection " another element, it can be directly connected to another element or may have centering elements simultaneously.Term as used herein " vertical ", " level ", " left side ", " right side " and similar statement are just for illustrative purposes.
Unless otherwise defined, all technology that this paper is used are identical with the implication that belongs to the common understanding of those skilled in the art of the present invention with scientific terminology.The term used in specification of the present invention herein, just in order to describe the purpose of specific embodiment, is not intended to be restriction the present invention.Term as used herein " and/or " comprise one or more relevant Listed Items arbitrarily with all combinations.
The tracking of the silicon chip of solar cell of embodiment of the present invention, the mode of employing lbg depicts the groove shape structure at a series of different in width and interval on the crystalline silicon workpiece of crystal-silicon solar cell, the follow-up groove shape structure for delineation is carried out code identification, after finishing, crystalline silicon workpiece section just can identify according to laser grooving and scribing patterns different on silicon chip (that is, coding pattern) specifying informations such as particular location in manufacturer, productive year, silicon ingot and the silicon rod of silicon chip, size, resistivity.This tracking comprises step (a)~(e):
(a) choose the crystalline silicon workpiece drawn, and after preliminary treatment crystalline silicon workpiece, selected cut surface.
This pretreated technique comprises carries out deckle and the surface of crystalline silicon workpiece is cleaned the crystalline silicon workpiece.The crystalline silicon workpiece is carried out to deckle, so that determine cut lengths and the cutting profile of crystalline silicon workpiece.Surface to the crystalline silicon workpiece is cleaned, and with the pollutant of avoiding the crystalline silicon surface of the work, follow-up lbg is impacted.
This crystalline silicon workpiece comprises monocrystalline silicon silicon rod, polysilicon silicon ingot and the quasi-monocrystalline silicon ingot etc. that industry generally adopts.Described selected silicon chip cut surface should be positioned at same direction with follow-up laser incising cuttings.
The trace information of silicon chip of solar cell comprises manufacturer, productive year, the particular location in the crystalline silicon workpiece, size and the resistivity of silicon chip, at least one in impurity concentration.
(b) adopt the laser grooving and scribing mode to be slotted on the selected cut surface of crystalline silicon workpiece, form a plurality of delineation lines of a series of different in width and spacing, and a plurality of delineation lines are encoded, to be formed for the coding pattern of mark trace information, wherein take the delineation line live width, the degree of depth and spacing at least one be coded object.
In a preferred embodiment, the power of the laser adopted is 10~100W, wavelength is 250~1064nm, laser pulse frequency is 1kHz~300kHz, sweep speed is 10~1000mm/s, pumping current is 10~50A, delineation number of times be 1~100 time pulse or continuous laser, and the hot spot that will after focusing on, reach the micron dimension diameter shines on the selected cut surface of crystalline silicon workpiece and carries out intensive scanning fluting.
Wherein, the delineation line live width can be 100~300 μ m, the degree of depth can be 10~100 μ m, spacing can be 0.5~5mm so that in the situation that the higher employing of efficiency laser slotted.
Coded system to above-mentioned delineation line can be for multiple, for example, can adopt the different live widths of delineation line to mean different encoded radios, can adopt the different spacing of delineation line to mean different encoded radios, also can adopt the different depth of delineation line to mean different numerical value, or adopt the two, three's combination.
In the present embodiment, in order to improve the efficiency that adopts lbg and to identify conveniently, adopt the different live widths of delineation line to mean different encoded radios.That is, at step (b), the degree of depth of a plurality of delineation lines is all identical, and spacing changes along with line width variation, and in other words, groove depth should be consistent, and does not wait according to the cutting width and difference in cutting interval interval.And, with the delineation line of different live widths, mean different coding numerical value, for example table one.
Table one
Figure BDA0000393597770000061
In other words, the delineation line presentation code " 0 " that live width is 100 μ m; The delineation line presentation code " 1 " that live width is 120 μ m; The delineation line presentation code " 2 " that live width is 140 μ m; The delineation line presentation code " 3 " that live width is 160 μ m; The delineation line presentation code " 4 " that live width is 180 μ m; The delineation line presentation code " 5 " that live width is 200 μ m; The delineation line presentation code " 6 " that live width is 220 μ m; The delineation line presentation code " 7 " that live width is 240 μ m; The delineation line presentation code " 8 " that live width is 260 μ m; The delineation line presentation code " 9 " that live width is 280 μ m.
Further, coding pattern comprises original position, coding site, check position and final position, and check position is positioned at the zone, center of coding site, and original position and final position are symmetrically distributed about check position respectively.For example, the delineation line mode of original position, final position and check position is to close on the delineation line of two 100-300 μ m live widths.
Further, the coded message of coding site comprises the coded message of the crystalline silicon workpiece that is positioned at check position one side and the coded message that is positioned at the position of silicon wafer of check position opposite side.The delineation line mode of the coded message of crystalline silicon workpiece is to close on 3 delineation lines arranged side by side.For example, the coded message of crystalline silicon workpiece is comprised of the equally spaced delineation line of four row group, and each delineation line group comprises 3 delineation lines.
The coded message of position of silicon wafer is comprised of the delineation line that tilts of Distance test position fixed range, according to the fixed range of described inclination delineation line and check position, can judge the positional information that described silicon chip is arranged in described crystalline silicon workpiece.Preferably, the delineation line that tilts is spent compared to the delineation line inclination 10~50 of the coded message of crystalline silicon workpiece, and fixed range is 1~10mm, and live width is 100-300 μ m;
Simultaneously, the coded message of coding site included one group of grouping information in same crystalline silicon workpiece before final position, 3 delineation lines, consisted of, and numbering increases progressively from top to bottom successively.
Below illustrate above-mentioned coded system, Fig. 1 is the schematic diagram of the coding pattern of silicon ingot, and Fig. 2 is the enlarged diagram of silicon ingot coded message, and Fig. 3 is the generalized section of coding pattern.
Refer to Fig. 1 to Fig. 3, the coding pattern of silicon ingot 7 comprises the coded message 2 of original position 1, silicon ingot, the coded message 4 of silicon chip, grouping information 5 in same silicon ingot, check position 3 and final position 6, check position 3 is positioned at the zone, center of coding site (coded message 2 of silicon ingot and the coded message 4 of position of silicon wafer), and original position 1 and final position 6 are symmetrically distributed about check position 3 respectively.
The coded message 2 of silicon ingot comprises four groups of equally spaced laser scoring groups 200,201,202,203, every group of groove group 200,201,202,203 comprises 3 delineation lines, the width of delineation line is corresponding different coded digital, information corresponding to coded digital that 3 delineation lines of every group of delineation line group form, can be manufacturer, productive year, silicon ingot resistivity, comprise the information such as impurity concentration, size dimension, sample type.For example, groove group 200 mark silicon ingot manufacturer coded messages; Groove group 201 mark silicon ingot productive year coded messages; Groove group 202 mark silicon ingot sizes and type coding information; Groove group 203 mark silicon ingot impurity concentration coded messages.
The coded message 4 of position of silicon wafer comprises that the inclined line segment by a Distance test position fixed range forms, and the angle of itself and horizontal direction is-30~-80 degree, and its width is at 100~300 μ m, and the degree of depth is 10~100 μ m.Follow-up through after multi-wire saw, judging the positional information that cut silicon chip is arranged in silicon ingot according to the fixed range of tilt delineation line and check position.
The coded message of original position 1, check position 3, final position 6 forms by 2 laser incising line, and live width is between 100~300 μ m, and the degree of depth is between 10~100 μ m.
(c) the crystalline silicon workpiece after cross-notching is cleaned, wipe oil impurity and lbg damage.
For example, in step (c), the cleaning agent of wipe oil and laser damage is sodium hydroxide solution, and the quality percentage composition is 5-15%, 25 ℃ of temperature, or be tetramethyl ammonium hydroxide solution, solution quality percentage composition 5-20%, 25 ℃ of temperature.
(d) the crystalline silicon workpiece is carried out to the silicon chip cutting, complete section work.
In step (d), the multi-wire saw equipment that described chopper and slicer can generally adopt for the crystal silicon solar industry.
(e) silicon chip section finished is cleaned, and removes damage and greasy dirt and verifies laser grooving and scribing line following effect.
In step (e), the described cleaning process generally adopted for industry that section is cleaned.The multi-wire saw equipment that chopper and slicer can generally adopt for the crystal silicon solar industry.
The tracking of above-mentioned silicon chip of solar cell at least has the following advantages:
(1) slotted on the cut surface of silicon chip of solar cell by the mode that adopts the laser incising line, formed the delineation line of codified, thereby realized the tracking of silicon chip of solar cell, be convenient to the production in enormous quantities of commercial running and the control of yields.
(2) adopt the mode of laser incising line to realize a silicon chip tracking, technique is simple, is easy to be integrated in industrialization production, in the situation that do not increase extra cost, by increasing a laser, can realize.
(3) adopt the mode of laser incising line to realize the tracking of silicon ingot (or silicon rod) and silicon chip information, there is good reference function for quality control and the R&D and production of follow-up silicon material, for research work provides a good reference.
(4) adopt laser incising line mode to realize the tracking of silicon ingot (or silicon rod) and silicon chip information, can well avoid the later stage assembly because the mismatch phenomenon of the former thereby generation of solar cell.
The above embodiment has only expressed several execution mode of the present invention, and it describes comparatively concrete and detailed, but can not therefore be interpreted as the restriction to the scope of the claims of the present invention.It should be pointed out that for the person of ordinary skill of the art, without departing from the inventive concept of the premise, can also make some distortion and improvement, these all belong to protection scope of the present invention.Therefore, the protection range of patent of the present invention should be as the criterion with claims.

Claims (10)

1. the tracking of a silicon chip of solar cell, is characterized in that, comprises the steps:
Adopt the laser grooving and scribing mode to be slotted on the described selected cut surface of crystalline silicon workpiece, form a plurality of delineation lines of a series of different in width and spacing, and described a plurality of delineation lines are encoded, to be formed for the coding pattern of mark trace information, at least one of wherein take in live width, the degree of depth and the spacing of described delineation line is coded object.
2. the tracking of silicon chip of solar cell as claimed in claim 1, is characterized in that, described crystalline silicon workpiece is monocrystalline silicon silicon rod, polysilicon silicon ingot or quasi-monocrystalline silicon ingot;
Perhaps, described trace information comprises the manufacturer, productive year, particular location, size and resistivity in described crystalline silicon workpiece, at least one in impurity concentration of silicon chip.
3. the tracking of silicon chip of solar cell as claimed in claim 1, it is characterized in that, the power of the laser adopted is 10~100W, wavelength is 250~1064nm, laser pulse frequency is 1kHz~300kHz, and sweep speed is 10~1000mm/s, and pumping current is 10~50A, delineation number of times be 1~100 time pulse or continuous laser, the hot spot that will after focusing on, reach the micron dimension diameter shines on the described selected cut surface of described crystalline silicon workpiece and carries out intensive scanning fluting.
4. the tracking of silicon chip of solar cell as claimed in claim 1, is characterized in that, the live width of described delineation line is 100~300 μ m, and the degree of depth is 10~100 μ m, and spacing is 0.5~5mm.
5. the tracking of silicon chip of solar cell as claimed in claim 1, is characterized in that, the degree of depth of described a plurality of delineation lines is all identical, and spacing changes along with line width variation, and mean different coding numerical value with the described delineation line of different live widths.
6. the tracking of silicon chip of solar cell as claimed in claim 5, it is characterized in that, the delineation line presentation code " 0 " that live width is 100 μ m, the delineation line presentation code " 1 " that live width is 120 μ m, the delineation line presentation code " 2 " that live width is 140 μ m, the delineation line presentation code " 3 " that live width is 160 μ m, the delineation line presentation code " 4 " that live width is 180 μ m, the delineation line presentation code " 5 " that live width is 200 μ m, the delineation line presentation code " 6 " that live width is 220 μ m, the delineation line presentation code " 7 " that live width is 240 μ m, the delineation line presentation code " 8 " that live width is 260 μ m, the delineation line presentation code " 9 " that live width is 280 μ m.
7. the tracking of silicon chip of solar cell as claimed in claim 1, it is characterized in that, described coding pattern comprises coding site and check position, described check position is positioned at the zone, center of described coding site, the coded message of described coding site comprises the coded message of position of silicon wafer, the coded message of described position of silicon wafer is comprised of the delineation line that tilts of the described check position fixed range of distance, according to the fixed range of described inclination delineation line and check position, can judge the positional information that described silicon chip is arranged in described crystalline silicon workpiece.
8. the tracking of silicon chip of solar cell as claimed in claim 7, it is characterized in that, described coding pattern also comprises original position and final position, described original position and final position are symmetrically distributed about described check position respectively, and the delineation line mode of described original position, final position and check position is to close on the delineation line of two 100-300 μ m live widths.
9. the tracking of silicon chip of solar cell as claimed in claim 7, it is characterized in that, the coded message of described coding site also comprises the coded message of crystalline silicon workpiece, the coded message of described crystalline silicon workpiece is positioned at described check position one side, the coded message of described position of silicon wafer is positioned at described check position opposite side, and the delineation line mode of the coded message of described crystalline silicon workpiece is to close on 3 delineation lines arranged side by side.
10. the tracking of silicon chip of solar cell as claimed in claim 9, is characterized in that, the coded message of described crystalline silicon workpiece is comprised of the equally spaced delineation line of four row group, and each delineation line group comprises 3 delineation lines; The coded message of described coding site included one group of grouping information in same described crystalline silicon workpiece before described final position, 3 delineation lines, consisted of, and numbering increases progressively from top to bottom successively.
CN201310470559.6A 2013-10-10 2013-10-10 The tracking of silicon chip of solar cell Active CN103489963B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201310470559.6A CN103489963B (en) 2013-10-10 2013-10-10 The tracking of silicon chip of solar cell

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201310470559.6A CN103489963B (en) 2013-10-10 2013-10-10 The tracking of silicon chip of solar cell

Publications (2)

Publication Number Publication Date
CN103489963A true CN103489963A (en) 2014-01-01
CN103489963B CN103489963B (en) 2016-03-16

Family

ID=49830056

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201310470559.6A Active CN103489963B (en) 2013-10-10 2013-10-10 The tracking of silicon chip of solar cell

Country Status (1)

Country Link
CN (1) CN103489963B (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109594125A (en) * 2017-10-02 2019-04-09 株式会社迪思科 The processing method of hexagonal crystal single crystal rod and chip
CN110120441A (en) * 2019-04-03 2019-08-13 常州雷射激光设备有限公司 Flexible gallium arsenide film battery back electrode laser windowing Processes and apparatus
WO2020109696A1 (en) 2018-11-29 2020-06-04 Commissariat A L'energie Atomique Et Aux Energies Alternatives Photovoltaic solar cell having information storage and display functions
FR3089350A1 (en) 2018-11-29 2020-06-05 Commissariat A L'energie Atomique Et Aux Energies Alternatives SORTING AND RECYCLING OF PHOTOVOLTAIC MODULES OR SOLAR CELLS WITH INFORMATION STORAGE AND DISPLAY FUNCTIONS
FR3089349A1 (en) 2018-11-29 2020-06-05 Commissariat A L'energie Atomique Et Aux Energies Alternatives PHOTOVOLTAIC SOLAR CELL HAVING INFORMATION STORAGE AND DISPLAY FUNCTIONS

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5175425A (en) * 1987-06-15 1992-12-29 Leuze Electronic Gmbh & Co. Process for marking semiconductor surfaces
US6797585B1 (en) * 2003-10-07 2004-09-28 Lsi Logic Corporation Nonintrusive wafer marking
JP2007234945A (en) * 2006-03-02 2007-09-13 Toshiba Ceramics Co Ltd Laser marking wafer and its manufacturing method

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5175425A (en) * 1987-06-15 1992-12-29 Leuze Electronic Gmbh & Co. Process for marking semiconductor surfaces
US6797585B1 (en) * 2003-10-07 2004-09-28 Lsi Logic Corporation Nonintrusive wafer marking
JP2007234945A (en) * 2006-03-02 2007-09-13 Toshiba Ceramics Co Ltd Laser marking wafer and its manufacturing method

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109594125A (en) * 2017-10-02 2019-04-09 株式会社迪思科 The processing method of hexagonal crystal single crystal rod and chip
TWI815819B (en) * 2017-10-02 2023-09-21 日商迪思科股份有限公司 Wafer processing methods
WO2020109696A1 (en) 2018-11-29 2020-06-04 Commissariat A L'energie Atomique Et Aux Energies Alternatives Photovoltaic solar cell having information storage and display functions
FR3089350A1 (en) 2018-11-29 2020-06-05 Commissariat A L'energie Atomique Et Aux Energies Alternatives SORTING AND RECYCLING OF PHOTOVOLTAIC MODULES OR SOLAR CELLS WITH INFORMATION STORAGE AND DISPLAY FUNCTIONS
FR3089349A1 (en) 2018-11-29 2020-06-05 Commissariat A L'energie Atomique Et Aux Energies Alternatives PHOTOVOLTAIC SOLAR CELL HAVING INFORMATION STORAGE AND DISPLAY FUNCTIONS
CN113196503A (en) * 2018-11-29 2021-07-30 原子能和替代能源委员会 Photovoltaic solar cell with information storage and display functions
CN110120441A (en) * 2019-04-03 2019-08-13 常州雷射激光设备有限公司 Flexible gallium arsenide film battery back electrode laser windowing Processes and apparatus
CN110120441B (en) * 2019-04-03 2021-04-23 常州雷射激光设备有限公司 Flexible gallium arsenide thin film battery back electrode laser windowing process and equipment

Also Published As

Publication number Publication date
CN103489963B (en) 2016-03-16

Similar Documents

Publication Publication Date Title
CN103489963B (en) The tracking of silicon chip of solar cell
US9379258B2 (en) Fabrication methods for monolithically isled back contact back junction solar cells
CN113519066B (en) Toughened semiconductor substrate, device produced using the same and method of producing the same
US20120122272A1 (en) High-throughput flat top laser beam processing for back contact solar cells
CN101777606B (en) Crystalline silicon solar battery selective diffusion process
CN111029437B (en) Preparation method of small-sized battery
CN104813447A (en) Methods and apparatus for separating a substrate and fabricating an electronic device
CN110854238B (en) Preparation method of monocrystalline silicon small cell
WO2014127067A1 (en) Monolithically isled back contact back junction solar cells using bulk wafers
US11742453B2 (en) Method for manufacturing monocrystalline silicon wafer containing arced side, method for manufacturing monocrystalline silicon cell, and photovoltaic module
WO2020103195A1 (en) Single crystal battery wafer cutting method , single crystal battery wafer, photovoltaic assembly and preparation method
CN104051581A (en) Solar Cell Laser Scribing Methods
CN109888053B (en) P-type PERC double-sided solar cell alignment printing method, preparation method and cell
CN110789010A (en) Cutting process of crystal silicon edge leather
Mason et al. A high efficiency silicon solar cell production technology
CN104425645B (en) CIGS thin film solaode stays the method on the clear limit of Mo
CN105576092A (en) Preparation method of LED
CN102623548A (en) Method for reading and writing identification code on surface of solar cell
CN111370391A (en) Novel SE Mark point pattern structure and preparation method thereof
CN106169517A (en) A kind of photovoltaic module and preparation technology thereof
CN105336812B (en) The cutting method of all back-contact electrodes contact crystalline silicon solar cell comprising piece
CN103887354A (en) Solar cell, method for manufacturing same, and solar cell module
CN102832116A (en) Thin film strip structure, solar cell and manufacturing method of thin film strip structure
CN114227957B (en) Silicon rod cutting method
CN204130557U (en) A kind of solar cell

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C53 Correction of patent of invention or patent application
CB02 Change of applicant information

Address after: Dazu laser Building No. 9 Nanshan District high tech Park North new road Shenzhen city Guangdong province 518055

Applicant after: HANS LASER TECHNOLOGY INDUSTRY GROUP CO., LTD.

Address before: 518000 Shenzhen Province, Nanshan District high tech park, North West New Road, No. 9

Applicant before: Dazu Laser Sci. & Tech. Co., Ltd., Shenzhen

COR Change of bibliographic data

Free format text: CORRECT: APPLICANT; FROM: DAZU LASER SCI. + TECH. CO., LTD., SHENZHEN TO: HAN S LASER TECHNOLOGY INDUSTRY GROUP CO., LTD.

C14 Grant of patent or utility model
GR01 Patent grant