CN103475413A - Optical network data card capable of being configured by FPGA - Google Patents

Optical network data card capable of being configured by FPGA Download PDF

Info

Publication number
CN103475413A
CN103475413A CN2013104140834A CN201310414083A CN103475413A CN 103475413 A CN103475413 A CN 103475413A CN 2013104140834 A CN2013104140834 A CN 2013104140834A CN 201310414083 A CN201310414083 A CN 201310414083A CN 103475413 A CN103475413 A CN 103475413A
Authority
CN
China
Prior art keywords
data
fpga
fiber optic
interface
processor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN2013104140834A
Other languages
Chinese (zh)
Inventor
胡钢
邱昆
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
CHENGDU CHENGDIAN GUANGXIN TECHNOLOGY Co Ltd
Original Assignee
CHENGDU CHENGDIAN GUANGXIN TECHNOLOGY Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by CHENGDU CHENGDIAN GUANGXIN TECHNOLOGY Co Ltd filed Critical CHENGDU CHENGDIAN GUANGXIN TECHNOLOGY Co Ltd
Priority to CN2013104140834A priority Critical patent/CN103475413A/en
Publication of CN103475413A publication Critical patent/CN103475413A/en
Pending legal-status Critical Current

Links

Images

Landscapes

  • Optical Communication System (AREA)

Abstract

The invention discloses an optical network data card capable of being configured by an FPGA. The optical network data card comprises a first reference clock chip and a second reference clock chip, and further comprises a central processor, an optical transceiver, a PCI-Express interface and the FPGA, wherein the first reference clock chip and the second reference clock chip are both connected with the central processor, and the central processor, the PCI-Express interface and the optical transceiver are all connected with the FPGA; the FPGA comprises an FC data processor, a data-caching mechanism, a PCI-Express processor and a working condition register block, the FC data processor, the data-caching mechanism and the PCI-Express processor are all connected with the working condition register block, the FC data processor is connected with the data-caching mechanism, and the data-caching mechanism is connected with the PCI-Express processor. The optical network data card can achieve Gbs-level data transmission, high-precision real-time big data acquisition, and monitoring and simulation operation of an optical network.

Description

The configurable fiber optic network data card of FPGA
Technical field
The present invention relates to the fiber-optic communications traffic technical field, is a kind of optical fiber communication measurement, control or signal transmitted data interface arrangement specifically.
Background technology
Optical fiber communication, be to utilize the fiber optic transmission signal, with a kind of communication mode of realizing that information is transmitted.A pair of single mode optical fibre can be opened 35000 phones simultaneously, with telecommunication, compare there is transmission frequency bandwidth, loss is low, loss evenly and not is subject to the impact of temperature, antijamming capability is strong, fidelity is high, the signal security degree is high, reliable operation degree high, the host-host protocol of the high speed serialization ability that it adopts, have high reliability, high bandwidth, characteristics that real-time is high.Along with the development of the all-wave window optical fiber of the progress of optical fiber technology, particularly anhydrous peak, in the wide optical frequency scope from 1280nm to 1625nm, can realize low-loss, low dispersion transmission, transmission capacity is hundred times, several thousand times of even growths of up to ten thousand times.That simultaneously optical fiber communication adopts is point-to-point, star, chain, loop network topological structure, and intermediate equipment is few, does not need to carry out complicated protocol conversion.Just so, optical fiber telecommunications system becomes the major flow communication system gradually.
At present, China has built up and take fiber optic network as basic backbone network and metropolitan area network.Along with the propelling that local fiber internet and 3G or 4G mobile communication fiber optic network are built, the fiber optic communication field of China also has very large development space.
Wavelength division multiplexing (WDM) and wavelength conversion technology are the core technologies of optical fiber communication.Wavelength division multiplexing (WDM) is that the optical carrier of two or more different wave lengths is merged together through multiplexer (Multiplexer) at transmitting terminal, and is coupled to the technology of being transmitted in same optical fiber of optical fiber telecommunications line; At receiving terminal, through demodulation multiplexer (Demultiplexer), the optical carrier of various wavelength is separated, then be for further processing to recover original signal by optical receiver.Wavelength conversion technology will be changed from WDM terminal or the next light signal of other equipment, the light signal on non-matching wavelength be forwarded on satisfactory wavelength, thereby realize the conversion of signal from a wavelength to another wavelength.In containing the network of wavelength conversion, optical channel can by different links with different wavelength foundation, thereby the flexibility that greatly improves network, the Wavelength conflict of elimination optical channel, be conducive to the Operations, Administration and Maintenance of network.
Optical fiber telecommunications system not only comprises basic hardware system; also comprise monitoring management system; its major function is that the various connection devices to forming optical fiber telecommunications system carry out the monitoring of performance and operating state; can auto-alarming while breaking down and processed, the protection exchanging system is carried out automatically and controlled.It can also realize real-time demonstration and the storage to data simultaneously, and the data of storage are carried out to the instant analysis processing.Monitoring management system not only can receive the optical-fibre channel data that optical transmitter and receiver sends, can also be directly and another Optical Network Terminal interconnected.
The operation of optical fiber telecommunications system and monitoring function are mainly to realize by the optical-fibre channel data interface card.The systemic-function of optical-fibre channel data interface card and circuit logic more complicated, need more configurable logic block.This configurability is mainly realized by the FPGA field programmable gate array, the design engineer utilizes the resource on FPGA many systemic-functions to be configured on the logical circuit of device, circuit quantity on the reduction system circuit board, the design engineer can also utilize the configurable characteristic of FPGA to change logic to increase or remove function, fix-up logic leak or improve performance.
The FPGA field programmable gate array that the optical-fibre channel data interface card adopts comprises bus control module, the optical-fibre channel data storage card operating state register group that optical-fibre channel data processing module, data buffer storage and computer are connected.The bus control module that wherein design engineer can be connected with computer the optical-fibre channel data processing module is configured, realize logic by configuration adjustment, make modules in best operating state, increase harmony and the stability of each module work of FPGA, and then improve the overall performance of FPGA.Also, by configuration optical-fibre channel data interface card, adapt to the light channel network at place, eliminate the problem of finding in practical application, thereby farthest meet operation and the monitoring requirements of fiber optic network.
Current optical-fibre channel data interface card is mainly used in specific data acquisition industry, mainly contain and adopt the optical-fibre channel data interface card that single-chip microprocessor MCU is control core, with the optical-fibre channel data interface card that adopts FPGA and pci bus, these two kinds of optical-fibre channel data interface card are for individual equipment, the data acquisition of low capacity or monitoring are substantially enough, but in the face of large capacity, at a high speed, the fiber optic network of high-fidelity, these two kinds of optical-fibre channel data interface card just can't be competent at, simultaneously existing optical-fibre channel data interface card allocative abilities a little less than, only can realize simple configuration.
Summary of the invention
In order to overcome prior art when adopting the optical-fibre channel data interface card to monitor with the emulation fiber optic network, adopt the optical-fibre channel data interface card that single-chip microprocessor MCU is control core not to be applicable to the data acquisition task of high speed fibre network, adopt the optical-fibre channel data interface card that pci bus is interface, it counts the data bandwidth of 66MHZ, can't meet the bandwidth demand of fiber optic network GHZ, can only carry out simple data acquisition operation, can't realize monitoring and the emulation job of fiber optic network, simultaneously existing optical-fibre channel data interface card allocative abilities a little less than, only can realize simple configuration.
For solving above-mentioned technical problem, the present invention by the following technical solutions:
The configurable fiber optic network data card of FPGA, comprise the first reference clock chip, the second reference clock chip, also comprise central processing unit, optical transceiver, PCI-Express interface, FPGA field programmable gate array, the first reference clock chip, the second reference clock chip all are connected with central processing unit, and central processing unit, PCI-Express interface, optical transceiver all are connected with the FPGA field programmable gate array; The FPGA field programmable gate array comprises FC data processor, data buffer storage, PCI-Express processor, operating state register group, FC data processor, data buffer storage and PCI-Express processor all are connected with operating state register group, FC data processor connection data buffer memory, data buffer storage connects the PCI-Express processor.
When the present invention is come into operation, the first step, check, commissioning device: check between configurable each module of fiber optic network data card of FPGA, whether the hardware of optical transceiver and fiber optic network, PCI-Express interface and computer equipment be connected normally, if there is extremely, corrected.Second step adds electric test equipment: start power supply, confirm that whether the configurable fiber optic network data card of FPGA and connection device operating state be normal, just come into operation after equipment is normal; The 3rd step, adjust configuration device: according to the fiber optic network of access, the situation of access testing equipment, the interface of supervisory control comuter, configuration FPGA field programmable gate array, write the FPGA field programmable gate array by configurator; The 4th step, execute the task, when the configurable fiber optic network data card work of FPGA, the data of each optical fiber test equipment are inputted optical transceiver by fiber optic network, after the optical transceiver receiving optical signals, FC data processor by optical signal transmission FPGA field programmable gate array, the FC data processor is reduced into the signal of telecommunication by light signal, by data buffer storage, message transmission rate is improved, be transferred to the PCI-Express interface by the PCI-Express processor, by the PCI-Express interface, enter computer or relevant device; Simultaneously, the electrical signal data of relevant device, import the configurable fiber optic network data card of FPGA into by the PCI-Express interface, after the data buffer storage speed change, enter the FC data processor, the FC data processor converts the electrical signal to light signal, is transferred to the optical network unit of far-end by fiber optic network by optical transceiver.The first reference clock chip, the second reference clock chip provide asynchronous clock for processor, adjust voluntarily clock frequency according to the live load of the configurable fiber optic network data card of FPGA, thereby adjust the operating frequency of central processing unit, central processing unit also carries chip execution management function to FPGA field programmable gate array and other plates.
The operation principle of the configurable fiber optic network data card of FPGA is exactly by the circuit logic of configuration FPGA field programmable gate array, increases or removes function, simultaneously fix-up logic leak or improve performance.
With prior art in monitoring with during the emulation fiber optic network, adopt the technical scheme of the weak allocative abilities optical-fibre channel data interface card of single-chip microcomputer or pci bus to compare, the present invention adopts and comprises the FC data processor, data buffer storage, the PCI-Express processor, operating state register group, the FPGA field programmable gate array of FC data processor, it can realize the transmission demand configuration FPGA field programmable gate array according to fiber optic network, farthest meet monitoring and the operation business of fiber optic network, this card fabrication cycle is short, flexible configuration, the customization cost is low, adopt Gbps level high-speed serial communication pattern PCI-Express interface can easily realize carrying out large capacity between computer and fiber data card, the exchanges data of high load capacity.
For further optimization, improve the circuit logic allocative abilities of the configurable fiber optic network data card of FPGA, realize better systemic-function and circuit logic, as preferentially, the FPGA field programmable gate array is Xilinx XC5VLX110T.
The FPGA field programmable gate array, performance and the function of owned input-output unit able to programme, configurable logic block, digital dock administration module, embedded block RAM, interconnection resource, the embedded functional unit of bottom, embedded special-purpose each module of stone directly depend on its acp chip.
It is more than the further improvement to the comprehensive configurable ability of the configurable fiber optic network data card of FPGA.Xilinx is the technology enterprise in advance of FPGA field programmable gate array industry, the Virtex-5 family chip is first 65nm FPGA product of the whole world that Xilinx company releases, use 1.0V tri-gate oxidation layer process, the ExpressFabric framework of exploitation of innovation is also realized ultimate Integrated.XC5VLX110T belongs to the LXT platform that the high performance logic to low-power consumption serial i/O is optimized.
For further optimization, improve the configurator read-write operation ability of FPGA field programmable gate array, as preferentially, the configurable fiber optic network data card of FPGA, also comprise the Flash memory, described Flash memory connects the FPGA field programmable gate array.
At present, in industry, the main eprom memory that adopts carrys out the stored configuration program, and eprom memory memory capacity is little, and read-write needs special-purpose read write line, can't adapt to configurator storage and the read-write requirement of the configurable fiber optic network data card of high-performance FPGA.
It is more than the further improvement to the configurable fiber optic network data card of FPGA configurator data managing capacity.The Flash memory is nonvolatile storage, can carry out erasable and programme its memory cell block.It is fast that it has very high reliability, durability, read or write speed.Adopt the Flash memory to carry out the stored configuration program, it is fast that the acp chip of FPGA field programmable gate array reads the speed of configurator, be conducive to start fast the configurable fiber optic network data card of FPGA, high reliability and the durability of Flash memory, be conducive to the fail safe of configurator simultaneously.
Those skilled in the art can freely select the model of Flash memory according to the actual requirements.
For further optimization, improve FPGA field programmable gate array data-handling capacity, as preferentially, the configurable fiber optic network data card of FPGA, also comprise data cache device SRAM, described data cache device SRAM connects the FPGA field programmable gate array.
It is more than the further improvement to the data reading capability of the configurable fiber optic network data card of FPGA.Data cache device SRAM has the function of static storage, does not need refresh circuit just can preserve the data of its storage inside, the characteristics such as it has, and read-write sequence is simple, speed fast, working stability.Adopt data cache device SRAM to provide data cache for FPGA, be conducive to improve the ability of the configurable fiber optic network data card of FPGA deal with data, to adapt to more high speed, more jumbo transfer of data load.
Those skilled in the art can freely select the model of data cache device SRAM according to the actual requirements.
For further optimization, improve the bidirectional data transfers ability of the configurable fiber optic network data card of FPGA, as preferentially, data buffer storage comprises the reception buffer memory and sends buffer memory, the FC data processor connects the reception buffer memory, receive buffer memory and connect the PCI-Express processor, the PCI-Express processor connects the transmission buffer memory, sends buffer memory and connects the FC data processor.
It is more than the further improvement to the data transmission capabilities of the configurable fiber optic network data card of FPGA.Bidirectional data transfers is exactly adopt to send line and acceptance line method independently separately between two data unit, makes data carry out transfer operation on both direction simultaneously.Data buffer storage is divided into receiving buffer memory and sending buffer memory and is configured in respectively transmission line and acceptance line, adopt this fifo queue of FIFO to realize DMA buffer memory parts, thereby can greatly improve forward efficiency, reduce Forwarding Delay, realized that pipeline system forwards the FC frame, more can solve the FC data processor data rate problem different from the PCI-Express data rate.
For further optimization, improve the light signal conversion of the configurable fiber optic network data card of FPGA and transmitting-receiving ability as preferentially, the model of optical transceiver is FTRJ-8519-1-2.5.
More than to the data-signal conversion of the configurable fiber optic network data card of FPGA and the further improvement of transmitting-receiving ability.Adopt the FTRJ-8519-1-2.5 of Finisar company optical transceiver, it adopts the 850nm laser, and the 2.125Gbps transmission rate is provided, and has good shake and EMI characteristic.
Those skilled in the art are the model of free selective light transceiver according to the actual requirements.
For further optimization, improve the peripheral applications extended capability of the configurable fiber optic network data card of FPGA, as preferably, the configurable fiber optic network data card of FPGA, also comprise interface chip MAX1482, RS485 interface, RS422 interface, RS485 interface, RS422 interface all are connected with interface chip MAX1482, and interface chip MAX1482 connects the FPGA field programmable gate array.
It is more than the further improvement to the application extension ability of the configurable fiber optic network data card of FPGA.Computer and and smart machine be generally to communicate with data processing equipment by RS485 interface and RS422 interface, realize demonstration, the storage of data, thus the monitoring and operation function.The MAX1482 interface chip is lower powered full duplex interface chip, and it can realize communicating with RS485 interface, RS422 interface of low EMI and low reflection, and RS485 interface and RS422 interface are all full duplex communication interface.The system of this employing interface chip has abundant peripheral control interface and communication interface.
Those skilled in the art are the model of free option interface chip according to the actual requirements.
For further optimization, improve the managerial ability of the configurable fiber optic network data card of FPGA to each module of system, as preferably, central processing unit is Cortex-M3 core ARM microprocessor LPC1769.
It is more than the further improvement to the system management ability of the configurable fiber optic network data card of FPGA.Cortex-M3 core ARM microprocessor LPC1769, be the chip of the low-power consumption in the embedded market of Industry-oriented, and it has the JTAG interface, supports the JTAG debugging, and special instruction tracing unit is provided.FPGA field programmable gate array and other functional modules are had to very strong managerial ability.
Those skilled in the art can freely select the model of central processing unit according to the actual requirements.
Compared with prior art, the invention has the beneficial effects as follows:
With prior art when monitoring with the emulation fiber optic network, adopt the technical scheme of the weak allocative abilities optical-fibre channel data interface card of single-chip microcomputer or pci bus to compare, the present invention adopts and comprises the FC data processor, data buffer storage, the PCI-Express processor, operating state register group, the FPGA field programmable gate array of FC data processor, it can realize the transmission demand configuration FPGA field programmable gate array according to fiber optic network, farthest meet monitoring and the operation business of fiber optic network, this card fabrication cycle is short, flexible configuration, the customization cost is low, adopt Gbps level high-speed serial communication pattern PCI-Express interface can easily realize carrying out large capacity between computer and fiber data card, the exchanges data of high load capacity.
2. the present invention adopts the processor of ARM framework to manage the FPGA field programmable gate array, the Flash memory is stored the configurator of FPGA field programmable gate array, data cache module is divided into and receives buffer memory and send the needs that buffer memory adapts to the data double-way transmission, it is powerful that it has service behaviour, configurable ability is strong, good operating stability, reliability high.
3. the present invention adopts interface chip MAX1482, RS485 interface, RS422 interface, can realize the access of more smart machine, realizes demonstration, the storage of data, thereby realizes monitoring and operation function to fiber optic network.
The invention solves when monitoring and emulation fiber optic network, adopt the weak allocative abilities optical-fibre channel data interface card of single-chip microcomputer or pci bus can't realize the technical problem that large capacity, fiber optic network are at a high speed carried out to effective monitoring and operation, it can realize the transmission demand configuration FPGA field programmable gate array according to fiber optic network, farthest meet monitoring and the operation business of fiber optic network, short, flexible configuration of this card fabrication cycle, customization cost are low, have good industrial value.
The accompanying drawing explanation
In order to be illustrated more clearly in embodiments of the invention, below will be briefly described describing the required accompanying drawing of using in the embodiment of the present invention.Apparent, the accompanying drawing in the following describes is only some embodiment that put down in writing in the present invention, for a person skilled in the art, in the situation that do not pay creative work, can also, according to following accompanying drawing, obtain other accompanying drawing.
Fig. 1 is structural representation of the present invention.
Embodiment
In order to make those skilled in the art understand better the present invention, below in conjunction with the accompanying drawing in the embodiment of the present invention, the technical scheme in the embodiment of the present invention is carried out to clear, complete description.Apparent, embodiment described below is only the part in the embodiment of the present invention, rather than all.Embodiment based on the present invention record, those skilled in the art are not in the situation that pay other all embodiment that creative work obtains, all in the scope of protection of the invention.
Embodiment mono-:
As shown in Figure 1, the present invention, comprise the first reference clock chip, the second reference clock chip, central processing unit, optical transceiver, PCI-Express interface, FPGA field programmable gate array, the first reference clock chip, the second reference clock chip all are connected with central processing unit, and central processing unit, PCI-Express interface, optical transceiver all are connected with the FPGA field programmable gate array; The FPGA field programmable gate array comprises FC data processor, data buffer storage, PCI-Express processor, operating state register group, FC data processor, data buffer storage and PCI-Express processor all are connected with operating state register group, FC data processor connection data buffer memory, data buffer storage connects the PCI-Express processor.
Those skilled in the art can freely select according to the requirement of practice of construction environment and workpiece the parameter of assembly.
Embodiment bis-:
In order to improve the comprehensive configurable ability of the configurable fiber optic network data card of FPGA, the present embodiment improves further on embodiment mono-basis, and the FPGA field programmable gate array of the present embodiment is Xilinx XC5VLX110T.
Those skilled in the art can freely select the model of FPGA field programmable gate array acp chip according to the actual requirements.
Embodiment tri-:
In order to improve the configurable fiber optic network data card of FPGA configurator data managing capacity, the present embodiment improves further on the basis of any one embodiment of embodiment mono-~bis-, the configurable fiber optic network data card of the FPGA of the present embodiment, also comprise the Flash memory, the Flash memory connects the FPGA field programmable gate array.
Those skilled in the art can freely select the model of Flash memory according to the actual requirements.
Embodiment tetra-:
In order to improve the data reading capability of the configurable fiber optic network data card of FPGA, the present embodiment improves further on the basis of any one embodiment of embodiment mono-~tri-, the configurable fiber optic network data card of the FPGA of the present embodiment, also comprise data cache device SRAM, data cache device SRAM connects the FPGA field programmable gate array.
Those skilled in the art can freely select the model of data cache device SRAM according to the actual requirements.
Embodiment five:
In order to improve the data transmission capabilities of the configurable fiber optic network data card of FPGA, the present embodiment improves further on the basis of any one embodiment of embodiment mono-~tetra-, the data buffer storage of the present embodiment comprises the reception buffer memory and sends buffer memory, the FC data processor connects the reception buffer memory, receive buffer memory and connect the PCI-Express processor, the PCI-Express processor connects the transmission buffer memory, sends buffer memory and connects the FC data processor.
Embodiment six:
In order to improve the conversion of the configurable fiber optic network data card of FPGA data-signal and the improvement further on the basis of any one embodiment of embodiment mono-~five of transmitting-receiving ability the present embodiment, the present embodiment
The configurable fiber optic network data card of FPGA, the model of optical transceiver is FTRJ-8519-1-2.5.
Those skilled in the art are the model of free selective light transceiver according to the actual requirements.
Embodiment seven:
In order to improve the application extension ability of the configurable fiber optic network data card of FPGA, the present embodiment improves further on the basis of any one embodiment of embodiment mono-~six, the configurable fiber optic network data card of the FPGA of the present embodiment, also comprise interface chip MAX1482, RS485 interface, RS422 interface, RS485 interface, RS422 interface all are connected with interface chip MAX1482, and interface chip MAX1482 connects the FPGA field programmable gate array.
Those skilled in the art are the model of free option interface chip according to the actual requirements.
Embodiment eight:
In order to improve the system management ability of the configurable fiber optic network data card of FPGA, the present embodiment improves further on the basis of any one embodiment of embodiment mono-~tri-, and the central processing unit of the present embodiment is Cortex-M3 core ARM microprocessor LPC1769.
Those skilled in the art can freely select the model of central processing unit according to the actual requirements.
Just can realize this invention as mentioned above.

Claims (8)

1. the configurable fiber optic network data card of FPGA, comprise the first reference clock chip, the second reference clock chip, it is characterized in that: also comprise central processing unit, optical transceiver, PCI-Express interface, FPGA field programmable gate array, described the first reference clock chip, the second reference clock chip all are connected with central processing unit, and described central processing unit, PCI-Express interface, optical transceiver all are connected with the FPGA field programmable gate array;
Described FPGA field programmable gate array comprises FC data processor, data buffer storage, PCI-Express processor, operating state register group, described FC data processor, data buffer storage and PCI-Express processor all are connected with operating state register group, described FC data processor connection data buffer memory, described data buffer storage connects the PCI-Express processor.
2. the configurable fiber optic network data card of FPGA according to claim 1, it is characterized in that: described FPGA field programmable gate array is Xilinx XC5VLX110T.
3. the configurable fiber optic network data card of FPGA according to claim 1, is characterized in that: also comprise the Flash memory, described Flash memory connection FPGA field programmable gate array.
4. the configurable fiber optic network data card of FPGA according to claim 1, is characterized in that: also comprise data cache device SRAM, described data cache device SRAM connection FPGA field programmable gate array.
5. the configurable fiber optic network data card of FPGA according to claim 1, it is characterized in that: described data buffer storage comprises the reception buffer memory and sends buffer memory, described FC data processor connects the reception buffer memory, described reception buffer memory connects the PCI-Express processor, described PCI-Express processor connects the transmission buffer memory, and described transmission buffer memory connects the FC data processor.
6. the configurable fiber optic network data card of FPGA according to claim 1, it is characterized in that: the model of described optical transceiver is FTRJ-8519-1-2.5.
7. the configurable fiber optic network data card of FPGA according to claim 1, it is characterized in that: also comprise interface chip MAX1482, RS485 interface, RS422 interface, described RS485 interface, RS422 interface all are connected with interface chip MAX1482, and described interface chip MAX1482 connects the FPGA field programmable gate array.
8. the configurable fiber optic network data card of FPGA according to claim 1, it is characterized in that: described central processing unit is Cortex-M3 core ARM microprocessor LPC1769.
CN2013104140834A 2013-09-12 2013-09-12 Optical network data card capable of being configured by FPGA Pending CN103475413A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN2013104140834A CN103475413A (en) 2013-09-12 2013-09-12 Optical network data card capable of being configured by FPGA

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN2013104140834A CN103475413A (en) 2013-09-12 2013-09-12 Optical network data card capable of being configured by FPGA

Publications (1)

Publication Number Publication Date
CN103475413A true CN103475413A (en) 2013-12-25

Family

ID=49800137

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2013104140834A Pending CN103475413A (en) 2013-09-12 2013-09-12 Optical network data card capable of being configured by FPGA

Country Status (1)

Country Link
CN (1) CN103475413A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105634995A (en) * 2014-10-31 2016-06-01 中国飞行试验研究院 Low-delay airborne gigabit Ethernet switching configuration
CN106201983A (en) * 2016-07-15 2016-12-07 浪潮(北京)电子信息产业有限公司 A kind of computer system architecture

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1283057A (en) * 1999-08-26 2001-02-07 深圳市中兴通讯股份有限公司 Single-carrier-frequeney transmitter of GSM base station
CN2909277Y (en) * 2005-11-16 2007-06-06 上海南瑞实业有限公司 Adoptic PMU satellite synchronous clock time keeping device
CN101261129A (en) * 2008-02-22 2008-09-10 北京航空航天大学 Integrated navigation computer based on DSP and FPGA
CN101493809A (en) * 2009-03-03 2009-07-29 哈尔滨工业大学 Multi-core onboard spacecraft computer based on FPGA
CN203084718U (en) * 2012-11-29 2013-07-24 艺伦半导体技术股份有限公司 Field-programmable gate array (FPGA)
CN203434983U (en) * 2013-09-12 2014-02-12 成都成电光信科技有限责任公司 Fiber-channel data interface card with configurable FPGA (Field Programmable Gate Array)

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1283057A (en) * 1999-08-26 2001-02-07 深圳市中兴通讯股份有限公司 Single-carrier-frequeney transmitter of GSM base station
CN2909277Y (en) * 2005-11-16 2007-06-06 上海南瑞实业有限公司 Adoptic PMU satellite synchronous clock time keeping device
CN101261129A (en) * 2008-02-22 2008-09-10 北京航空航天大学 Integrated navigation computer based on DSP and FPGA
CN101493809A (en) * 2009-03-03 2009-07-29 哈尔滨工业大学 Multi-core onboard spacecraft computer based on FPGA
CN203084718U (en) * 2012-11-29 2013-07-24 艺伦半导体技术股份有限公司 Field-programmable gate array (FPGA)
CN203434983U (en) * 2013-09-12 2014-02-12 成都成电光信科技有限责任公司 Fiber-channel data interface card with configurable FPGA (Field Programmable Gate Array)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105634995A (en) * 2014-10-31 2016-06-01 中国飞行试验研究院 Low-delay airborne gigabit Ethernet switching configuration
CN106201983A (en) * 2016-07-15 2016-12-07 浪潮(北京)电子信息产业有限公司 A kind of computer system architecture
CN106201983B (en) * 2016-07-15 2019-04-23 浪潮(北京)电子信息产业有限公司 A kind of computer system

Similar Documents

Publication Publication Date Title
CN203434983U (en) Fiber-channel data interface card with configurable FPGA (Field Programmable Gate Array)
CN203537390U (en) Test system based on optical fiber channel
CN105281783B (en) Signal decoding unit and its implementation based on FPGA and DSP platform
CN103049414A (en) Method for converting and transmitting data between FC (fiber channel) bus and CAN (controller area network) bus
CN102253914B (en) Data transmitting and processing method and device and equipment interface
CN107302398A (en) A kind of USB3.0 Fiber Optic Extension cards based on PCI E
CN108415870A (en) A kind of multi-channel high-speed data diostribution device
CN204231356U (en) A kind of high-speed optical module for optical-fibre channel
CN103475413A (en) Optical network data card capable of being configured by FPGA
CN202121600U (en) Power failure directly connected Ethernet optical fiber exchanger protected by photoswitch
CN103472388A (en) Testing system of optical fiber network
CN104468131A (en) High-speed FC optical fiber unified network interconnection system under anti-adverse environment
CN102098103B (en) Direct interface method of fiber channel (FC) bus and high-speed intelligent unified bus
CN208061199U (en) A kind of multi-channel high-speed data diostribution device
CN201966921U (en) Network-managed type fiber optic transmitter
CN201976131U (en) Multi-interface data communication concentrator of automatic weather station
CN102088385B (en) Direct interface method for Loytec module bus and high speed intelligent unified bus
CN107294607A (en) A kind of USB3.1 Fiber Optic Extension cards based on PCI E
CN103472798A (en) Distributed type aircraft monitoring system
CN103746717A (en) CFP connector and CFP transmission architecture
CN203433354U (en) Distributed monitoring system for aircraft
CN103716258A (en) High-density line card, switching device, cluster system and electric signal type configuration method
CN203632679U (en) Optical fiber data card with remote control function
CN207382350U (en) The one-way communication system and board of nuclear power station security level system and non-security grade system
CN203434985U (en) Multichannel light transmission system

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C12 Rejection of a patent application after its publication
RJ01 Rejection of invention patent application after publication

Application publication date: 20131225