CN103338592A - Buried resistor and manufacture process thereof - Google Patents

Buried resistor and manufacture process thereof Download PDF

Info

Publication number
CN103338592A
CN103338592A CN201310221963XA CN201310221963A CN103338592A CN 103338592 A CN103338592 A CN 103338592A CN 201310221963X A CN201310221963X A CN 201310221963XA CN 201310221963 A CN201310221963 A CN 201310221963A CN 103338592 A CN103338592 A CN 103338592A
Authority
CN
China
Prior art keywords
layer
copper foil
foil layer
ground floor
insulation
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201310221963XA
Other languages
Chinese (zh)
Other versions
CN103338592B (en
Inventor
汪海洋
巴超
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
SUZHOU SANSN ELECTRONIC CO Ltd
Original Assignee
SUZHOU SANSN ELECTRONIC CO Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by SUZHOU SANSN ELECTRONIC CO Ltd filed Critical SUZHOU SANSN ELECTRONIC CO Ltd
Priority to CN201310221963.XA priority Critical patent/CN103338592B/en
Publication of CN103338592A publication Critical patent/CN103338592A/en
Application granted granted Critical
Publication of CN103338592B publication Critical patent/CN103338592B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Abstract

The invention relates to the buried resistor technical field, in particular to a buried resistor and a manufacture process thereof. The buried resistor includes a first copper foil layer, a second copper foil layer, a third copper foil layer, a first insulating PP layer, a second insulating PP layer, an insulating base layer and a resistance layer, wherein the third copper foil layer, the second insulating PP layer, the second copper foil layer, the first insulating PP layer, the resistance layer and the first copper foil layer are sequentially arranged on the insulating base layer from bottom to up, the resistance layer is arranged between the first copper foil layer and the first insulating PP layer, the second copper foil layer is arranged between the first insulating PP layer and the second insulating PP layer, and the third copper foil layer is arranged between the second copper foil layer and the insulating base layer. An ultrathin core board is machined through using a double-sided etching one-step lamination method so as to form a buried resistor structure, and therefore, production efficiency is greatly improved, and product quality can be ensured; and with the buried resistor applied to a PCB, the space of the PCB can be saved, and at the same time, the reliability of the PCB can be improved.

Description

A kind of buried resistor and manufacture craft thereof
Technical field
The present invention relates to the buried resistor technical field, particularly a kind of buried resistor and manufacture craft thereof.
Background technology
So-called buried resistor claims to bury resistance again, be that special resistance material is pressed together on the insulating substrate, then by technologies such as printing, etchings, form interior (outward) layer material of design resistance value, be pressed together on then in the pcb board (on), form a kind of technology of planar resistor layer.
The buried resistor material is used very extensive, nearly all multi-layer sheet can adopt, and still, mainly is to bury resistance also just to rest on the popularization stage now, the matched process technology and the equipment that temporarily do not adapt of PCB producer only is used in high-tech area so bury resistance in addition.
Summary of the invention
The objective of the invention is to defective and deficiency at prior art, a kind of buried resistor and manufacture craft thereof are provided.
For achieving the above object, the technical solution used in the present invention is:
A kind of buried resistor, comprise the ground floor copper foil layer, second layer copper foil layer, the 3rd layer of copper foil layer, ground floor insulation PP layer, second layer insulation PP layer, insulated substrate and resistive layer, described the 3rd layer of copper foil layer, second layer insulation PP layer, second layer copper foil layer, ground floor insulation PP layer, resistive layer, the ground floor copper foil layer is set in turn on the insulated substrate from the bottom to top, between ground floor copper foil layer and the ground floor insulation PP layer resistive layer is set, between ground floor insulation PP layer and the second layer insulation PP layer second layer copper foil layer is set, is provided with the 3rd layer of copper foil layer between second layer copper foil layer and the insulated substrate.
Further, described resistive layer is made by the nickel-phosphorus alloy material.
A kind of manufacture craft of buried resistor may further comprise the steps:
1) resistive layer between ground floor copper foil layer and the insulated substrate, ground floor insulation PP layer, second layer copper foil layer, second layer insulation PP layer, the 3rd layer of copper foil layer are made by multi-layer sheet printing mode, and resistive layer is done hand hay cutter erosion compensation;
2) with the surface of copper sulphate series erosion copper liquid medicine cleaning ground floor copper foil layer, second layer copper foil layer, the 3rd layer of copper foil layer and resistive layer;
3) internal layer resistive layer line pattern is made by ultraviolet photoetching, and ultraviolet light energy lattice are controlled in 6~7 lattice, and make development treatment, and developing powder is controlled at 2.8~3.2m/min, and concentration is 0.8~1.2%; Temperature is 28~32 ℃;
4) finish ground floor copper foil layer, second layer copper foil layer, the 3rd layer of copper foil layer, ground floor insulation PP layer, second layer insulation PP layer, insulated substrate and resistive layer cleaning surfaces are carried out lamination after handling, and cool off 120min naturally;
5) on Digit Control Machine Tool, each layer behind the lamination holed, and use 800# sand paper that product surface is carried out grinding process;
6) in the hole of boring, all deposit metallic copper;
7) the outer-layer circuit figure of ground floor copper foil layer and the 3rd layer of copper foil layer is made by ultraviolet photoetching, and ultraviolet light energy lattice are controlled in 6~7 lattice, and make development treatment, and developing powder is controlled at 2.8~3.2m/min, and concentration is 0.8~1.2%; Temperature is 28~32 ℃;
8) use copper sulphate series erosion copper liquid medicine resistive layer to be carried out etching, etching factor 〉=3.5;
9) use defective and the in addition test of in good repair and resistance sizes on the checkout equipment testing product function;
10) after product surface is coated layer protecting film, and by the ultraviolet photoetching making, ultraviolet light energy lattice are controlled in 9~11 lattice, and make development treatment, and developing powder is controlled at 2.8~3.2m/min, and concentration is 1.0~1.3%, 28~34 ℃ of temperature;
11) utilizing the method for chemical replacement reaction to allow product be coated with last layer on the surface has anticorrosive, easily weld and the good metallic gold of adhesion, the speed of smearing is 2.6~3.0m/min, and concentration is 1.0~2.0%, operating temperature is controlled at 80~90 ℃, time 3~5min;
12) to the performance of product and outward appearance detect qualified after, get product.
Further, pass through 120 ℃ of low-temperature spaces successively, 140 ℃ of middle warm areas, 180 ℃ of high-temperature regions during described step 4) lamination.
Further, described step 5) is bored the revolution control of cutter at 144~155krpm.
Further, most 70~85 ℃ of the etch temperature controls of described step 8), etching speed is 3m/min, the concentration of copper sulphate series erosion copper liquid medicine is 70~90%.
Compared with prior art, beneficial effect of the present invention is: process ultra-thin central layer by the method that adopts two-sided one step of etching lamination and make buried resistor structure, the assurance that has improved production efficiency and product quality greatly; The PCB embedded resistors has not only been saved the pcb board space of planes, has also reduced pcb board face SMT solder joint number simultaneously in a large number, has improved the reliability of pcb board spare.
Description of drawings
Fig. 1 is structural representation of the present invention;
Among the figure:
1, ground floor copper foil layer; 2, resistive layer; 3, ground floor insulation PP layer; 4, second layer copper foil layer;
5, second layer insulation PP layer; 6, the 3rd layer of copper foil layer.
Embodiment
The present invention is further illustrated below in conjunction with accompanying drawing and specific embodiment.
Embodiment 1
As shown in Figure 1, a kind of buried resistor, comprise: ground floor copper foil layer 1, second layer copper foil layer 4, the 3rd layer of copper foil layer 6, ground floor insulation PP layer 3, second layer insulation PP layer 5, insulated substrate and resistive layer 2, described the 3rd layer of copper foil layer 6, second layer insulation PP layer 5, second layer copper foil layer 4, ground floor insulation PP layer 3, resistive layer 2, ground floor copper foil layer 1 is set in turn on the insulated substrate from the bottom to top, between ground floor copper foil layer 1 and the ground floor insulation PP layer 3 resistive layer 2 is set, between ground floor insulation PP layer 3 and the second layer insulation PP layer 5 second layer copper foil layer 4 is set, is provided with the 3rd layer of copper foil layer 6 between second layer copper foil layer 4 and the insulated substrate.
Further, described resistive layer 2 is made by the nickel-phosphorus alloy material.
A kind of manufacture craft of buried resistor may further comprise the steps:
1) resistive layer between ground floor copper foil layer 1 and the insulated substrate 2, ground floor insulation PP layer 3, second layer copper foil layer 4, second layer insulation PP layer 5, the 3rd layer of copper foil layer 6 are made by multi-layer sheet printing mode, and resistive layer 2 is done hand hay cutter erosion compensation; The monolateral compensation 0.025mm of whole resistive layer, resistance pattern designs monolateral compensation 0.05mm, to guarantee that the product resistance value is in management and control;
2) with the surface of copper sulphate series erosion copper liquid medicine cleaning ground floor copper foil layer 1, second layer copper foil layer 4, the 3rd layer of copper foil layer 6 and resistive layer 2;
3) internal layer resistive layer 2 line patterns are made by ultraviolet photoetching, and ultraviolet light energy lattice are controlled in 6 lattice, and make development treatment, and developing powder is controlled at 2.8m/min, and concentration is 0.8%; Temperature is 28 ℃;
4) finish carrying out lamination after ground floor copper foil layer 1, second layer copper foil layer 4, the 3rd layer of copper foil layer 6, ground floor insulation PP layer 3, second layer insulation PP layer 5, insulated substrate and the processing of resistive layer 2 cleaning surfaces, and naturally the cooling 120min, pass through 120 ℃ of low-temperature spaces during lamination successively, 140 ℃ of middle warm areas, 180 ℃ of high-temperature regions;
5) on Digit Control Machine Tool, each layer behind the lamination holed, (0.1~0.15mm) is difficult to limit, management and control hole burr, uses 800# sand paper that product surface is carried out grinding process, bores the revolution control of cutter at 144krpm because boring aperture is less;
6) making in the hole of brill all with the method (CU+2-2e=Cu) of chemical reaction, deposition goes up metallic coppers;
7) the outer-layer circuit figure of ground floor copper foil layer 1 and the 3rd layer of copper foil layer 6 is made by ultraviolet photoetching, and ultraviolet light energy lattice are controlled in 6 lattice, and make development treatment, and developing powder is controlled at 2.8m/min, and concentration is 0.8%; Temperature is 28 ℃;
8) use copper sulphate series erosion copper liquid medicine that resistive layer 2 is carried out etching, mainly be to use copper sulphate series erosion copper liquid medicine to carry out the chemical replacement reaction and to finish resistance etched, reaction equation: 2CU+2-2e=2Cu+; Ni+2e=2Ni+; Most 70 ℃ of etching factor 〉=3.5, etch temperature control, etching speed is 3m/min, the concentration of copper sulphate series erosion copper liquid medicine is 70%;
9) use defective and the in addition test of in good repair and resistance sizes on the checkout equipment testing product function;
10) after product surface is coated layer protecting film, and by the ultraviolet photoetching making, ultraviolet light energy lattice are controlled in 9 lattice, and make development treatment, and developing powder is controlled at 2.8m/min, and concentration is 1.0%, 28 ℃ of temperature;
11) utilize on the surface method of chemical replacement reaction allow product be coated with last layer have anticorrosive, easily welding and the good metallic gold of adhesion, the speed of smearing is 2.6m/min, concentration is 1.0%, operating temperature is controlled at 80 ℃, time 3min;
12) to the performance of product and outward appearance detect qualified after, get product.
Embodiment 2
As shown in Figure 1, a kind of buried resistor, comprise: ground floor copper foil layer 1, second layer copper foil layer 4, the 3rd layer of copper foil layer 6, ground floor insulation PP layer 3, second layer insulation PP layer 5, insulated substrate and resistive layer 2, described the 3rd layer of copper foil layer 6, second layer insulation PP layer 5, second layer copper foil layer 4, ground floor insulation PP layer 3, resistive layer 2, ground floor copper foil layer 1 is set in turn on the insulated substrate from the bottom to top, between ground floor copper foil layer 1 and the ground floor insulation PP layer 3 resistive layer 2 is set, between ground floor insulation PP layer 3 and the second layer insulation PP layer 5 second layer copper foil layer 4 is set, is provided with the 3rd layer of copper foil layer 6 between second layer copper foil layer 4 and the insulated substrate.
Further, described resistive layer 2 is made by the nickel-phosphorus alloy material.
A kind of manufacture craft of buried resistor may further comprise the steps:
1) resistive layer between ground floor copper foil layer 1 and the insulated substrate 2, ground floor insulation PP layer 3, second layer copper foil layer 4, second layer insulation PP layer 5, the 3rd layer of copper foil layer 6 are made by multi-layer sheet printing mode, and resistive layer 2 is done hand hay cutter erosion compensation; The monolateral compensation 0.025mm of whole resistive layer, resistance pattern designs monolateral compensation 0.05mm, to guarantee that the product resistance value is in management and control;
2) with the surface of copper sulphate series erosion copper liquid medicine cleaning ground floor copper foil layer 1, second layer copper foil layer 4, the 3rd layer of copper foil layer 6 and resistive layer 2;
3) internal layer resistive layer 2 line patterns are made by ultraviolet photoetching, and ultraviolet light energy lattice are controlled in 7 lattice, and make development treatment, and developing powder is controlled at 3.0m/min, and concentration is 1.0%; Temperature is 30 ℃;
4) finish carrying out lamination after ground floor copper foil layer 1, second layer copper foil layer 4, the 3rd layer of copper foil layer 6, ground floor insulation PP layer 3, second layer insulation PP layer 5, insulated substrate and the processing of resistive layer 2 cleaning surfaces, and naturally the cooling 120min, pass through 120 ℃ of low-temperature spaces during lamination successively, 140 ℃ of middle warm areas, 180 ℃ of high-temperature regions;
5) on Digit Control Machine Tool, each layer behind the lamination holed, because boring aperture less (0.1-0.15mm) is difficult to limit, management and control hole burr, use 800# sand paper that product surface is carried out grinding process, bore the revolution control of cutter at 144krpm;
6) making in the hole of brill all with the method (CU+2-2e=Cu) of chemical reaction, deposition goes up metallic coppers;
7) the outer-layer circuit figure of ground floor copper foil layer 1 and the 3rd layer of copper foil layer 6 is made by ultraviolet photoetching, and ultraviolet light energy lattice are controlled in 7 lattice, and make development treatment, and developing powder is controlled at 3.0m/min, and concentration is 1.0%; Temperature is 30 ℃;
8) use copper sulphate series erosion copper liquid medicine that resistive layer 2 is carried out etching, mainly be to use copper sulphate series erosion copper liquid medicine to carry out the chemical replacement reaction and to finish resistance etched, reaction equation: 2CU+2-2e=2Cu+; Ni+2e=2Ni+; Most 80 ℃ of etching factor 〉=3.5, etch temperature control, etching speed is 3m/min, the concentration of copper sulphate series erosion copper liquid medicine is 80%;
9) use defective and the in addition test of in good repair and resistance sizes on the checkout equipment testing product function;
10) after product surface is coated layer protecting film, and make by ultraviolet photoetching, the control of ultraviolet light energy lattice is in 11 lattice, and make development treatment, and developing powder is controlled at 3.0m/min, and concentration is 1.2%, 30 ℃ of temperature, to prolong product useful life better, improve the corrosion stability of product, and give the consumer different vision sight;
11) utilize on the surface method of chemical replacement reaction allow product be coated with last layer have anticorrosive, easily welding and the good metallic gold of adhesion, the speed of smearing is 3.0m/min, concentration is 1.5%, operating temperature is controlled at 85 ℃, time 5min;
12) to the performance of product and outward appearance detect qualified after, get product.
The above only is preferred embodiments of the present invention, so all equivalences of doing according to the described structure of patent claim of the present invention, feature and principle change or modify, is included in the patent claim of the present invention.

Claims (6)

1. buried resistor, it is characterized in that comprising: ground floor copper foil layer (1), second layer copper foil layer (4), the 3rd layer of copper foil layer (6), ground floor insulation PP layer (3), second layer insulation PP layer (5), insulated substrate and resistive layer (2), described the 3rd layer of copper foil layer (6), second layer insulation PP layer (5), second layer copper foil layer (4), ground floor insulation PP layer (3), resistive layer (2), ground floor copper foil layer (1) is set in turn on the insulated substrate from the bottom to top, between ground floor copper foil layer (1) and the ground floor insulation PP layer (3) resistive layer (2) is set, between ground floor insulation PP layer (3) and the second layer insulation PP layer (5) second layer copper foil layer (4) is set, is provided with the 3rd layer of copper foil layer (6) between second layer copper foil layer (4) and the insulated substrate.
2. buried resistor according to claim 1, it is characterized in that: described resistive layer (2) is made by the nickel-phosphorus alloy material.
3. the manufacture craft of a buried resistor is characterized in that may further comprise the steps:
1) resistive layer (2) between ground floor copper foil layer (1) and the insulated substrate, ground floor insulation PP layer (3), second layer copper foil layer (4), second layer insulation PP layer (5), the 3rd layer of copper foil layer (6) are made by multi-layer sheet printing mode, and resistive layer (2) is done hand hay cutter erosion compensation;
2) lose the surface that copper liquid medicine cleans ground floor copper foil layer (1), second layer copper foil layer (4), the 3rd layer of copper foil layer (6) and resistive layer (2) with copper sulphate series;
3) internal layer resistive layer (2) line pattern is made by ultraviolet photoetching, and ultraviolet light energy lattice are controlled in 6~7 lattice, and make development treatment, and developing powder is controlled at 2.8~3.2m/min, and concentration is 0.8~1.2%; Temperature is 28~32 ℃;
4) finish and carry out lamination after ground floor copper foil layer (1), second layer copper foil layer (4), the 3rd layer of copper foil layer (6), ground floor insulation PP layer (3), second layer insulation PP layer (5), insulated substrate and resistive layer (2) cleaning surfaces handled, and cool off 120min naturally;
5) on Digit Control Machine Tool, each layer behind the lamination holed, and use 800# sand paper that product surface is carried out grinding process;
6) in the hole of boring, all deposit metallic copper;
7) ground floor copper foil layer (1) is made by ultraviolet photoetching with the outer-layer circuit figure of the 3rd layer of copper foil layer (6), and ultraviolet light energy lattice are controlled in 6~7 lattice, and make development treatment, and developing powder is controlled at 2.8~3.2m/min, and concentration is 0.8~1.2%; Temperature is 28~32 ℃;
8) use copper sulphate series erosion copper liquid medicine resistive layer (2) to be carried out etching, etching factor 〉=3.5;
9) use defective and the in addition test of in good repair and resistance sizes on the checkout equipment testing product function;
10) after product surface is coated layer protecting film, and by the ultraviolet photoetching making, ultraviolet light energy lattice are controlled in 9~11 lattice, and make development treatment, and developing powder is controlled at 2.8~3.2m/min, and concentration is 1.0~1.3%, 28~34 ℃ of temperature;
11) utilizing the method for chemical replacement reaction to allow product be coated with last layer on the surface has anticorrosive, easily weld and the good metallic gold of adhesion, the speed of smearing is 2.6~3.0m/min, and concentration is 1.0~2.0%, operating temperature is controlled at 80~90 ℃, time 3~5min;
12) to the performance of product and outward appearance detect qualified after, get product.
4. the manufacture craft of buried resistor according to claim 2 is characterized in that: pass through 120 ℃ of low-temperature spaces successively, 140 ℃ of middle warm areas, 180 ℃ of high-temperature regions during described step 4) lamination.
5. the manufacture craft of buried resistor according to claim 2 is characterized in that: described step 5) is bored the revolution control of cutter at 144~155krpm.
6. the manufacture craft of buried resistor according to claim 2 is characterized in that: most 70~85 ℃ of the etch temperature controls of described step 8), and etching speed is 3m/min, the concentration of copper sulphate series erosion copper liquid medicine is 70~90%.
CN201310221963.XA 2013-06-06 2013-06-06 A kind of buried resistor and processing technology thereof Active CN103338592B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201310221963.XA CN103338592B (en) 2013-06-06 2013-06-06 A kind of buried resistor and processing technology thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201310221963.XA CN103338592B (en) 2013-06-06 2013-06-06 A kind of buried resistor and processing technology thereof

Publications (2)

Publication Number Publication Date
CN103338592A true CN103338592A (en) 2013-10-02
CN103338592B CN103338592B (en) 2016-07-06

Family

ID=49246668

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201310221963.XA Active CN103338592B (en) 2013-06-06 2013-06-06 A kind of buried resistor and processing technology thereof

Country Status (1)

Country Link
CN (1) CN103338592B (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105142362A (en) * 2015-08-26 2015-12-09 昆山苏杭电路板有限公司 Method for processing four-layer embedded element printed board
CN107333393A (en) * 2017-07-19 2017-11-07 深圳崇达多层线路板有限公司 A kind of preparation method for burying baffle-wall material
CN108575049A (en) * 2017-03-08 2018-09-25 鹏鼎控股(深圳)股份有限公司 Flexible PCB and preparation method thereof
CN108684153A (en) * 2018-06-13 2018-10-19 深圳崇达多层线路板有限公司 A kind of engraving method burying resistance copper foil based on nickel-phosphorus alloy
CN110622017A (en) * 2017-05-08 2019-12-27 罗伯特·博世有限公司 Shunt resistor for state recognition of an electrical energy storage unit

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4297670A (en) * 1977-06-03 1981-10-27 Angstrohm Precision, Inc. Metal foil resistor
JPH07283543A (en) * 1994-04-04 1995-10-27 Omron Corp Hybrid circuit substrate
CN101048037A (en) * 2006-03-29 2007-10-03 古河电路铜箔株式会社 Conductive base material with thin film resistance layer, method of production of conductive base material with thin film resistance layer, and circuit board with thin film resistance layer
CN101227800A (en) * 2008-02-03 2008-07-23 深圳华为通信技术有限公司 Apparatus and method for implementing high-precision buried resistance
CN202750338U (en) * 2012-08-24 2013-02-20 苏州市三生电子有限公司 Resistor-burying circuit board
CN202773184U (en) * 2012-08-24 2013-03-06 苏州市三生电子有限公司 Embedded capacitor and embedded resistor circuit board

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4297670A (en) * 1977-06-03 1981-10-27 Angstrohm Precision, Inc. Metal foil resistor
JPH07283543A (en) * 1994-04-04 1995-10-27 Omron Corp Hybrid circuit substrate
CN101048037A (en) * 2006-03-29 2007-10-03 古河电路铜箔株式会社 Conductive base material with thin film resistance layer, method of production of conductive base material with thin film resistance layer, and circuit board with thin film resistance layer
CN101227800A (en) * 2008-02-03 2008-07-23 深圳华为通信技术有限公司 Apparatus and method for implementing high-precision buried resistance
CN202750338U (en) * 2012-08-24 2013-02-20 苏州市三生电子有限公司 Resistor-burying circuit board
CN202773184U (en) * 2012-08-24 2013-03-06 苏州市三生电子有限公司 Embedded capacitor and embedded resistor circuit board

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105142362A (en) * 2015-08-26 2015-12-09 昆山苏杭电路板有限公司 Method for processing four-layer embedded element printed board
CN108575049A (en) * 2017-03-08 2018-09-25 鹏鼎控股(深圳)股份有限公司 Flexible PCB and preparation method thereof
CN108575049B (en) * 2017-03-08 2021-03-23 鹏鼎控股(深圳)股份有限公司 Flexible circuit board and manufacturing method thereof
CN110622017A (en) * 2017-05-08 2019-12-27 罗伯特·博世有限公司 Shunt resistor for state recognition of an electrical energy storage unit
US11422157B2 (en) 2017-05-08 2022-08-23 Robert Bosch Gmbh Shunt resistor for detecting the status of an electrical energy storage unit
CN107333393A (en) * 2017-07-19 2017-11-07 深圳崇达多层线路板有限公司 A kind of preparation method for burying baffle-wall material
CN108684153A (en) * 2018-06-13 2018-10-19 深圳崇达多层线路板有限公司 A kind of engraving method burying resistance copper foil based on nickel-phosphorus alloy

Also Published As

Publication number Publication date
CN103338592B (en) 2016-07-06

Similar Documents

Publication Publication Date Title
CN102946693B (en) Step circuit board with gold-masking copper-plating hybrid surface process and manufacture method thereof
CN103338592A (en) Buried resistor and manufacture process thereof
CN101695218B (en) Method for manufacturing printed circuit board with half-edge hole
CN104105361B (en) A kind of method of circuit board selective electroplating conductive hole
WO2015085933A1 (en) Method for manufacturing leadless printed circuit board locally plated with hard gold
CN104363720A (en) Method of forming deep blind groove in printed circuit board (PCB)
CN103582304A (en) Transparent printed circuit board and manufacturing method thereof
CN107041077A (en) A kind of circuit board producing method of turmeric and the golden compound base amount method of electricity
CN105282983A (en) Lead wire etching technology with gold fingers with three surfaces wrapped by gold
CN101951727A (en) Method for producing electroplated board edge of circuit board
WO2017166904A1 (en) Method for manufacturing power cell circuit board while exposing copper of internal copper plate
CN103237416B (en) Same surface realizes the pattern-producing method of the hard gold of plating and electroplating mild alloy
CN105682348A (en) Fabrication method for printed circuit board (PCB) with gold finger of which three surfaces coated with gold
CN104185377A (en) Fine-line PCB manufacturing method
CN102364997A (en) Production method of Rogers board
CN104704929B (en) A kind of printed circuit board preparation method and printed circuit board
CN108811353A (en) A kind of engraving method of two sides different Cu thickness PCB
CN101699932B (en) Method for producing high thermal conductivity ceramic circuit board
CN102427673B (en) Machining method of blind hole PCB (Printed Circuit Board)
CN102082335A (en) USB (universal serial bus) plug connector based on circuit board technology and a manufacturing process thereof
CN103731994B (en) Method for manufacturing circuit board of thick conductive layer circuit structure by utilizing cladding thickness conductive layer substrate material
CN105120597A (en) Method for manufacturing printed circuit board
CN101699935B (en) Method for producing locatable high heat conduction ceramic circuit board
CN108901137A (en) A kind of method that temperature control dissociation film auxiliary makes ultra-thin printed circuit board
CN105792533B (en) A kind of production method and PCB of PCB

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant