CN103199187B - A kind of LED encapsulation substrate and encapsulating structure and preparation method thereof - Google Patents

A kind of LED encapsulation substrate and encapsulating structure and preparation method thereof Download PDF

Info

Publication number
CN103199187B
CN103199187B CN201310137420.XA CN201310137420A CN103199187B CN 103199187 B CN103199187 B CN 103199187B CN 201310137420 A CN201310137420 A CN 201310137420A CN 103199187 B CN103199187 B CN 103199187B
Authority
CN
China
Prior art keywords
electrode
groove structure
led
area
conductive layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201310137420.XA
Other languages
Chinese (zh)
Other versions
CN103199187A (en
Inventor
夏德玲
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Anhui Sanan Optoelectronics Co Ltd
Original Assignee
Anhui Sanan Optoelectronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Anhui Sanan Optoelectronics Co Ltd filed Critical Anhui Sanan Optoelectronics Co Ltd
Priority to CN201310137420.XA priority Critical patent/CN103199187B/en
Publication of CN103199187A publication Critical patent/CN103199187A/en
Priority to PCT/CN2014/071051 priority patent/WO2014169721A1/en
Priority to US14/748,393 priority patent/US20150295148A1/en
Application granted granted Critical
Publication of CN103199187B publication Critical patent/CN103199187B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/48Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
    • H01L33/52Encapsulations
    • H01L33/54Encapsulations having a particular shape
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/02Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
    • H01L33/20Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a particular shape, e.g. curved or truncated substrate
    • H01L33/22Roughened surfaces, e.g. at the interface between epitaxial layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/005Processes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/36Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the electrodes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/48Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
    • H01L33/483Containers
    • H01L33/486Containers adapted for surface mounting
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/48Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
    • H01L33/52Encapsulations
    • H01L33/56Materials, e.g. epoxy or silicone resin
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/48Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
    • H01L33/62Arrangements for conducting electric current to or from the semiconductor body, e.g. lead-frames, wire-bonds or solder balls
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73201Location after the connecting process on the same surface
    • H01L2224/73203Bump and layer connectors
    • H01L2224/73204Bump and layer connectors the bump connector being embedded into the layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/1015Shape
    • H01L2924/10155Shape being other than a cuboid
    • H01L2924/10158Shape being other than a cuboid at the passive surface
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2933/00Details relating to devices covered by the group H01L33/00 but not provided for in its subgroups
    • H01L2933/0008Processes
    • H01L2933/0016Processes relating to electrodes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2933/00Details relating to devices covered by the group H01L33/00 but not provided for in its subgroups
    • H01L2933/0008Processes
    • H01L2933/0033Processes relating to semiconductor body packages
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2933/00Details relating to devices covered by the group H01L33/00 but not provided for in its subgroups
    • H01L2933/0008Processes
    • H01L2933/0033Processes relating to semiconductor body packages
    • H01L2933/005Processes relating to semiconductor body packages relating to encapsulations
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2933/00Details relating to devices covered by the group H01L33/00 but not provided for in its subgroups
    • H01L2933/0008Processes
    • H01L2933/0033Processes relating to semiconductor body packages
    • H01L2933/0066Processes relating to semiconductor body packages relating to arrangements for conducting electric current to or from the semiconductor body

Abstract

The invention discloses the base plate for packaging that one is applicable to the crystal-coated light-emitting diodes of eutectic connection process, it at least comprises: substrate body, there is first surface, it is distributed with at least one unit, the corresponding LED core grains of described each unit, it has first area and the second area of electric isolution each other; Groove structure, between two regions, its open top width is less than the width of described core grain to be packaged.It can solve originally eutectic processing procedure flip chip type light-emitting diode because chip and substrate pitch are from too small and bottom cannot be carried out to fill glue material (under-fill) processing procedure and cause subsequent substrate to remove and problem that surface coarsening processing procedure cannot carry out.

Description

A kind of LED encapsulation substrate and encapsulating structure and preparation method thereof
Technical field
The invention belongs to the encapsulation field of light-emitting diode, be specifically related to a kind of base plate for packaging and encapsulating structure and preparation method thereof.
Background technology
(English is Flip-chip to crystal covering type, be called for short FC) application that is packaged in light-emitting diode along with its superior heat dissipation characteristics and preferably assembly mechanical strength be proved gradually and volume production, flip-chip type package technology is one of important topic in the application of light-emitting diode.The application that flip-chip type package is applied to light-emitting diode is mainly divided into two kinds of packaged types: the first is golden bump bond processing procedure (English is Au-stubbumpingprocess), system first by golden projection kind on base plate for packaging, the relative position of its golden projection on sheet material is identical with the electrode on chip, then by ultrasonic waves pressing, the golden bump bond on the electrode on chip and base plate for packaging is made to complete electric connection, this method is low to base plate for packaging requirement degree, processing procedure elasticity is large, but its golden projection cost is high, and chip contraposition needs higher precision, therefore board is expensive, speed of production is slow, cause whole production cost too high, the second is eutectic connection process (English is Eutecticbondingprocess), with evaporation or sputter, selected eutectic metal is made on chip, by low temperature scaling powder, chip is conformed on base plate for packaging in advance, reflow under the fusing point higher than eutectic metal, chip is formed with base plate for packaging engage, metal cost is low, and speed of production is fast, low to board required precision, but this processing procedure to base plate for packaging evenness and its processing procedure required precision high.In addition, in order to increase the luminous efficiency of light-emitting diode, further the growth substrate of light-emitting diode is removed, this is a method effectively increasing crystal-coated light-emitting diodes luminous efficiency, but the space that flip-chip type package stays between chip and base plate for packaging, has a strong impact on the yield that growth substrate removes.
Summary of the invention
The invention provides the base plate for packaging of the crystal-coated light-emitting diodes being applicable to eutectic connection process and encapsulating structure and making side thereof, solve eutectic processing procedure flip chip type light-emitting diode originally because chip and substrate pitch are from too small and bottom cannot be carried out to fill glue material (under-fill) processing procedure and cause subsequent substrate to remove and problem that surface coarsening processing procedure cannot carry out.
The invention provides the base plate for packaging that one is applicable to the crystal-coated light-emitting diodes of eutectic connection process, comprise: substrate body, there is first surface, it is distributed with at least one unit, the corresponding LED core grains to be packaged of a described unit, it has first area and the second area of electric isolution each other; Groove structure, between two regions, its open top opening is towards LED core grains to be packaged, and width is less than the width of described LED core grains to be packaged.
In some embodiments of the invention, described groove structure at least has the sidewall that a side opening is positioned at substrate body.
In some embodiments of the invention, the cross sectional shape of described groove structure is rectangle or inverted trapezoidal or del or arc.
In some embodiments of the invention, the difference in height of described groove structure is between 50 microns to 300 microns.
In some embodiments of the invention, the open top width of described groove structure is between 100 microns to 1000 microns.
In some embodiments of the invention, described groove structure be rectangle or inverted trapezoidal time, definition base plate for packaging has first surface, second surface and the 3rd surface, wherein second surface to be positioned under first surface and second surface is positioned between two first surfaces in relative altitude, 3rd surface is connected with first surface and second surface, then easy understand, and two second surfaces and the 3rd surface form groove structure.
In some embodiments of the invention, described groove structure be rectangle or inverted trapezoidal time, second surface and the 3rd surface crossing angle between 45 degree to 90 degree.
In some embodiments of the invention, described substrate body can be Si, AlN, Al 2o 3, the materials such as epoxy molding material (English is EpoxyMoldingCompound, is abbreviated as EMC).
The present invention also provides one to be applicable to the encapsulating structure of the crystal-coated light-emitting diodes of eutectic connection process, comprise: substrate body, there is first surface, it is distributed with at least one unit, the corresponding LED core grains to be packaged of a described unit, it has first area and the second area of electric isolution each other; Groove structure, between two regions, its open top width is less than the width of described LED core grains to be packaged, and groove structure at least has the sidewall that a side opening is positioned at substrate body; First conductive layer, is positioned on first area; Second conductive layer, is positioned on second area; Light-emitting diode chip for backlight unit, has the first electrode and the second electrode, has gap between two electrodes; First conductive layer and the first electrode, the second conductive layer with the contraposition between two of the second electrode and die bond be connected; Glue material, inserts to the gap between the first electrode and the second electrode and groove structure.
The present invention reoffers a kind of encapsulating structure manufacture method of crystal-coated light-emitting diodes, comprise: substrate body is provided, there is first surface, it is distributed with at least one unit, the corresponding LED core grains to be packaged of a described unit, it has first area and the second area of electric isolution each other; Substrate body first surface forms opening, form groove structure between the two regions, and open top width is less than the width of described LED core grains to be packaged, groove structure at least has the sidewall that a side opening is positioned at substrate body, obtained base plate for packaging; The first conductive layer is made on first area; The second conductive layer is made on second area; Light-emitting diode is provided, there is the first electrode and the second electrode, between two electrodes, have gap; By the first conductive layer and the first electrode, the second conductive layer and the contraposition between two of the second electrode, adopt flip chip assembly process to make light-emitting diode die bond be connected on described base plate for packaging; Glue material is inserted to the gap between the first electrode and the second electrode and groove structure, so forms package structure for LED.
In some embodiments of the invention, on base plate for packaging body first surface, form open-topped mode, can be made by diamond cutter or through gold-tinted light shield, dry/wet etching.
In some embodiments of the invention, through chip package to the light-emitting diode on base plate for packaging, laser lift-off can be utilized further to remove its growth substrate.
In some embodiments of the invention, surface exposed after removing growth substrate, can do surface coarsening process further.
Base plate for packaging of the present invention can be applicable to crystal-coated light-emitting diodes, by the difference in height of first surface and second surface, effectively can avoid producing loose contact during chip die bond and cause component failures.Meanwhile, glue material can be utilized to insert to the gap between the first electrode and the second electrode and groove structure, the damage caused chip when post laser can be avoided to peel off growth substrate, finally by coarsening surface of epitaxial layer process, increase the light extraction efficiency of light-emitting diode.
Other features and advantages of the present invention will be set forth in the following description, and, partly become apparent from specification, or understand by implementing the present invention.Object of the present invention and other advantages realize by structure specifically noted in specification, claims and accompanying drawing and obtain.
Accompanying drawing explanation
Accompanying drawing is used to provide a further understanding of the present invention, and forms a part for specification, together with embodiments of the present invention for explaining the present invention, is not construed as limiting the invention.In addition, accompanying drawing data describe summary, is not draw in proportion.
The profile of the base plate for packaging of Figure 1A system first embodiment of the invention.
The vertical view of the base plate for packaging of Figure 1B system Figure 1A.
The profile of the base plate for packaging of Fig. 2 A system second embodiment of the invention.
The vertical view of the base plate for packaging of Fig. 2 B system Fig. 2 A.
Fig. 3 ~ Fig. 6 system is according to the part steps profile of a kind of crystal-coated light-emitting diodes manufacture method of the invention process.
In figure, each label represents:
100: base plate for packaging
100 ': base plate for packaging
101: substrate body
102: first surface
103: second surface
104: the three surfaces
105A: the first conductive layer
105B: the second conductive layer
106: groove
107: glue material
201: light-emitting diode
202: growth substrate
203: epitaxial layer
204: roughened surface
205A: the first electrode
205B: the second electrode
W1: the width of two first surfaces adjacent with second surface
W2: the width of second surface
D: the difference in height of first surface and second surface
θ: second surface and the 3rd crossing angle in surface
Embodiment
In order to understand the present invention up hill and dale, propose detailed step and composition thereof by following description, in addition, well-known composition or step are not described in details, to avoid the restriction causing the present invention unnecessary.Preferred embodiment of the present invention can be described in detail as follows, but except these are described in detail, the present invention can also implement in other embodiments widely, and scope of the present invention not circumscribed, be as the criterion with Patent right requirement scope.
For solve known base plate for packaging in crystal-coated light-emitting diodes eutectic processing procedure the shortcoming that faces, the present invention proposes base plate for packaging and the relative manufacturing process that is applicable to the crystal-coated light-emitting diodes of eutectic connection process, solve subsequent growth substrate simultaneously and remove the damage that may cause chip in processing procedure, below embodiment cooperation is illustrated base plate for packaging and the application process thereof of the present invention.
Please refer to Figure 1A ~ Figure 1B.The profile of the base plate for packaging of Figure 1A system first embodiment of the invention, the vertical view of the base plate for packaging of Figure 1B system Figure 1A.Base plate for packaging 100, comprising: substrate body 101, has first surface 102, it is distributed with at least one unit, and the corresponding LED core grains of described each unit, it has first area and the second area of electric isolution each other.As shown in Figure 1A, the cross sectional shape of groove structure is rectangle, and between two regions, its open top width W 1 is less than the width of described core grain to be packaged.As shown in Figure 1B, the both sides of groove structure are positioned at the sidewall of substrate body.
In the present embodiment, the cross sectional shape of groove structure is rectangle.First conductive layer 105A is positioned on first area, and the second conductive layer 105B, is positioned on second area.Substrate body comprises second surface 103, its relative altitude to be positioned under first surface and second surface is positioned between two first surfaces; 3rd surface 104 is connected respectively with between first surface and second surface, wherein, first surface 102, second surface 103, and the 3rd surface 104 forms groove 106.
In the present embodiment, first surface 102 and second surface 103 non-co-planar, its difference in height d is between 50 microns to 300 microns, but not as limit, this difference in height effectively can solve the problem that known eutectic processing procedure lost efficacy because of good the do not caused eutectic of substrate flatness.Wherein, the open top width W 1 of groove 106 is between 100 microns to 1000 microns.The bottom opening width W 2 of groove 106 equals the open top width W 1 of groove 106.Second surface is 90 degree with the 3rd crossing angle θ in surface, but not as limit.In addition, material main body 101 can be AlN base material, but also not as limit.
Please refer to Fig. 2 A ~ Fig. 2 B.The profile of the base plate for packaging of Fig. 2 A system second embodiment of the invention, the vertical view of the base plate for packaging of Fig. 2 B system Fig. 2 A.Base plate for packaging 100 ', comprising: substrate body 101, has first surface 102, it is distributed with at least one unit, and the corresponding LED core grains of described each unit, it has first area and the second area of electric isolution each other.As shown in Figure 2 A, the cross sectional shape of groove structure is rectangle, and between two regions, its open top width W 1 is less than the width of described core grain to be packaged.As shown in Figure 2 B, a side opening of groove structure is positioned at the sidewall of substrate body.
In the present embodiment, the cross sectional shape of groove structure is inverted trapezoidal.First conductive layer 105A, is positioned on first area, and the second conductive layer 105B, is positioned on second area.Substrate body comprises second surface 103, its relative altitude to be positioned under first surface and second surface is positioned between two first surfaces; 3rd surface 104 is connected respectively with between first surface and second surface, wherein, first surface 102, second surface 103, and the 3rd surface 104 forms groove 106.
In the present embodiment, in the present embodiment, first surface 102 and second surface 103 non-co-planar, its difference in height d between 50 microns to 300 microns, but not as limit.Wherein, the open top width W 1 of groove 106 is between 100 microns to 1000 microns.The bottom opening width W 2 of groove 106 is less than the open top width W 1 of groove 106.Second surface and the 3rd crossing angle θ in surface between 45 degree to 90 degree, but not as limit.
Please refer to Fig. 3 ~ Fig. 6, is the part steps profile according to a kind of crystal coated sealing structure of light-emitting diodes manufacture method of the invention process.In figure 3, sapphire (Al is provided 2o 3) substrate body 100 ', have first surface 102, second surface 103 and the 3rd surface 104, described 3rd surface is connected with first surface and second surface; On substrate body first surface, form an opening by diamond cutter, make second surface and the 3rd surface form groove structure; Make the first conductive layer, be positioned on described first surface; The first conductive layer 105A, the second conductive layer 105B is made respectively on first area, second area.Light-emitting diode chip for backlight unit 201 is provided, comprises: growth substrate 202, epitaxial layer 203 and the first electrode 205A and the second electrode 205B, have gap between two electrodes; By the first conductive layer 105A and the first electrode 205A, the second conductive layer 105B and the second electrode 205B contraposition between two, make light-emitting diode die bond on described base plate for packaging 100 ' with flip chip assembly process.
In the diagram, glue material 107 is filled to the gap between the first electrode and the second electrode and groove structure, glue material can select epoxy resin or silica gel or aforementioned epoxy resins, silica gel composition, the preferred silica gel of the present embodiment.In Figure 5, use laser lift-off processing procedure to remove the growth substrate 202 of light-emitting diode chip for backlight unit 201, make epitaxial layer 203 surface exposure of light-emitting diode chip for backlight unit 201.By the formation of groove 106 and the filling curable type of glue material 107, the damage that the change of light-emitting diode chip for backlight unit 201 stress when laser lift-off growth substrate 202 causes epitaxial layer 203 effectively can be avoided.In figure 6, after removing growth substrate 202, the exiting surface of the epitaxial layer 203 utilizing chemical etch process process exposed, makes it form roughened surface 204, so can increase the efficiency of light-emitting diode further.
From the invention described above execution mode, apply LED encapsulation substrate of the present invention and encapsulating structure, can solve known cover brilliant processing procedure because of substrate flatness not good the problem that lost efficacy of the eutectic that causes, further can by base plate for packaging groove structure, after light-emitting diode covers brilliant die bond to base plate for packaging, glue material is utilized to insert this groove, the damage that post laser stripping growth substrate processing procedure may cause chip can be solved, finally by the process of surface coarsening processing procedure and then the luminous efficiency of increase light-emitting diode.

Claims (11)

1. a LED encapsulation substrate, comprises:
Substrate body, has first surface, it is distributed with at least one unit, the corresponding LED core grains to be packaged of a described unit, and it has first area and the second area of electric isolution each other;
Groove structure, between two regions, its open top is towards LED core grains to be packaged, and A/F is less than the width of described LED core grains to be packaged.
2. a kind of LED encapsulation substrate according to claim 1, is characterized in that: described groove structure at least has the sidewall that a side opening is positioned at substrate body.
3. a kind of LED encapsulation substrate according to claim 1, is characterized in that: the cross sectional shape of described groove structure is rectangle or inverted trapezoidal or del or arc.
4. a kind of LED encapsulation substrate according to claim 1, is characterized in that: the difference in height of described groove structure is between 50 microns to 300 microns.
5. a kind of LED encapsulation substrate according to claim 1, is characterized in that: the open top width of described groove structure is between 100 microns to 1000 microns.
6. a package structure for LED, comprises:
Substrate body, has first surface, it is distributed with at least one unit, the corresponding LED core grains to be packaged of a described unit, and it has first area and the second area of electric isolution each other;
Groove structure, between two regions, its open top width is less than the width of described LED core grains to be packaged, and groove structure at least has the sidewall that side is positioned at substrate body;
First conductive layer, is positioned on first area;
Second conductive layer, is positioned on second area;
Light-emitting diode chip for backlight unit, has the first electrode and the second electrode, has gap between two electrodes;
By the first conductive layer and the first electrode, the second conductive layer with the contraposition between two of the second electrode and die bond be connected;
Glue material, inserts to the gap between the first electrode and the second electrode and groove structure.
7. a manufacture method for package structure for LED, comprises:
There is provided substrate body, have first surface, it is distributed with at least one unit, the corresponding LED core grains to be packaged of a described unit, it has first area and the second area of electric isolution each other;
Substrate body first surface forms opening, forms groove structure between the two regions, and open top width is less than the width of described LED core grains to be packaged, groove structure at least has the sidewall that side is positioned at substrate body, obtained base plate for packaging;
The first conductive layer is made on first area;
The second conductive layer is made on second area;
Light-emitting diode is provided, there is growth substrate, epitaxial layer, the first electrode and the second electrode, between two electrodes, have gap;
By the first conductive layer and the first electrode, the second conductive layer and the contraposition between two of the second electrode, make light-emitting diode die bond on described base plate for packaging with flip chip assembly process;
Glue material is inserted to the gap between the first electrode and the second electrode and groove structure, so forms package structure for LED.
8. the manufacture method of a kind of package structure for LED according to claim 7, is characterized in that: described glue material is epoxy resin or silica gel or aforementioned epoxy resins, silica gel composition.
9. the manufacture method of a kind of package structure for LED according to claim 7, it is characterized in that: after utilizing glue material to be filled to gap between the first electrode and the second electrode and groove structure, also comprise to adopt and peel off processing procedure, remove the growth substrate of light-emitting diode chip for backlight unit, make its epitaxial layer surface exposure.
10. the manufacture method of a kind of package structure for LED according to claim 7, is characterized in that: the difference in height of described groove structure is between 50 microns to 300 microns.
The manufacture method of 11. a kind of package structure for LED according to claim 7, is characterized in that: the open top width of described groove structure is between 100 microns to 1000 microns.
CN201310137420.XA 2013-04-19 2013-04-19 A kind of LED encapsulation substrate and encapsulating structure and preparation method thereof Active CN103199187B (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
CN201310137420.XA CN103199187B (en) 2013-04-19 2013-04-19 A kind of LED encapsulation substrate and encapsulating structure and preparation method thereof
PCT/CN2014/071051 WO2014169721A1 (en) 2013-04-19 2014-01-22 Packaging substrate and packaging structure for light-emitting diode and manufacturing method therefor
US14/748,393 US20150295148A1 (en) 2013-04-19 2015-06-24 Package Substrate and Package Structure of Light Emitting Diode and Fabrication Thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201310137420.XA CN103199187B (en) 2013-04-19 2013-04-19 A kind of LED encapsulation substrate and encapsulating structure and preparation method thereof

Publications (2)

Publication Number Publication Date
CN103199187A CN103199187A (en) 2013-07-10
CN103199187B true CN103199187B (en) 2015-11-25

Family

ID=48721621

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201310137420.XA Active CN103199187B (en) 2013-04-19 2013-04-19 A kind of LED encapsulation substrate and encapsulating structure and preparation method thereof

Country Status (3)

Country Link
US (1) US20150295148A1 (en)
CN (1) CN103199187B (en)
WO (1) WO2014169721A1 (en)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103199187B (en) * 2013-04-19 2015-11-25 安徽三安光电有限公司 A kind of LED encapsulation substrate and encapsulating structure and preparation method thereof
CN104141904B (en) * 2014-07-22 2017-12-05 上海博恩世通光电股份有限公司 A kind of all-round emitting led power-type filament module of the two-sided die bond of plug-in type
CN104638090B (en) * 2014-12-18 2018-03-06 上海大学 Flip LED encapsulation module
CN107134511A (en) * 2016-02-26 2017-09-05 上海博恩世通光电股份有限公司 A kind of method that flip LED chips performance is lifted in encapsulation process
CN108336075B (en) * 2017-01-20 2020-03-27 光宝光电(常州)有限公司 Light emitting diode packaging structure, light emitting diode packaging module and forming method thereof
KR102356216B1 (en) * 2017-05-30 2022-01-28 쑤저우 레킨 세미컨덕터 컴퍼니 리미티드 Light emitting device package and light unit
TWI735645B (en) * 2017-09-06 2021-08-11 優顯科技股份有限公司 Method for batch transfer of micro-semiconductor structure and target substrate with micro-semiconductor structure
CN111326609B (en) 2018-12-14 2021-05-25 成都辰显光电有限公司 Light emitting device, manufacturing method of light emitting device and display device
JP7239823B2 (en) * 2019-04-05 2023-03-15 日亜化学工業株式会社 Light-emitting device manufacturing method and light-emitting device
CN113964260B (en) * 2021-10-09 2022-07-29 深圳市美丽微半导体有限公司 Diode packaging method

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101471407A (en) * 2007-12-24 2009-07-01 亿光电子工业股份有限公司 Method for encapsulating thin type LED device
CN102569287A (en) * 2012-01-19 2012-07-11 日月光半导体制造股份有限公司 Semiconductor light source module and manufacturing method thereof
CN102856472A (en) * 2011-06-29 2013-01-02 日立电线株式会社 Light-emitting element mounting substrate, LED package and method of manufacturing the LED package

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6599768B1 (en) * 2002-08-20 2003-07-29 United Epitaxy Co., Ltd. Surface mounting method for high power light emitting diode
KR100878327B1 (en) * 2007-07-06 2009-01-14 한국광기술원 Wafer level packaged light emitting diode and fabrication method thereof
WO2009096619A1 (en) * 2008-02-01 2009-08-06 Ytel Photonics Inc. Optical device package and method for manufacturing thereof
TWI557933B (en) * 2010-03-30 2016-11-11 Dainippon Printing Co Ltd A manufacturing method of a wire frame or a substrate for a light emitting diode, a semiconductor device, and a wire frame or a substrate for a light emitting diode
US20120043639A1 (en) * 2010-08-19 2012-02-23 MOS Art Pack Corporation Fabricating method and structure of submount
CN104488096B (en) * 2012-09-26 2017-09-22 日亚化学工业株式会社 Light-emitting device
TWI483434B (en) * 2013-02-18 2015-05-01 Lextar Electronics Corp Led sub-mount and method for manufacturing light-emitting device using the sub-mount
CN103199187B (en) * 2013-04-19 2015-11-25 安徽三安光电有限公司 A kind of LED encapsulation substrate and encapsulating structure and preparation method thereof

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101471407A (en) * 2007-12-24 2009-07-01 亿光电子工业股份有限公司 Method for encapsulating thin type LED device
CN102856472A (en) * 2011-06-29 2013-01-02 日立电线株式会社 Light-emitting element mounting substrate, LED package and method of manufacturing the LED package
CN102569287A (en) * 2012-01-19 2012-07-11 日月光半导体制造股份有限公司 Semiconductor light source module and manufacturing method thereof

Also Published As

Publication number Publication date
US20150295148A1 (en) 2015-10-15
WO2014169721A1 (en) 2014-10-23
CN103199187A (en) 2013-07-10

Similar Documents

Publication Publication Date Title
CN103199187B (en) A kind of LED encapsulation substrate and encapsulating structure and preparation method thereof
US9269873B2 (en) Semiconductor light emitting device and method for manufacturing same
US9040353B2 (en) Method for manufacturing semiconductor light emitting device
US20100327465A1 (en) Package process and package structure
US9653383B2 (en) Semiconductor device with thick bottom metal and preparation method thereof
JP6126752B2 (en) Semiconductor device and manufacturing method thereof
US10461227B2 (en) Method for manufacturing light emitting device, and light emitting device
TWI466336B (en) Led manufacturing method
US9978918B2 (en) Method for producing an optoelectronic device
US20130161670A1 (en) Light emitting diode packages and methods of making
US8587012B2 (en) LED package and mold of manufacturing the same
WO2021063035A1 (en) Micro light-emitting diode chip and display panel
US8169089B2 (en) Semiconductor device including semiconductor chip and sealing material
TWI236747B (en) Manufacturing process and structure for a flip-chip package
US9123629B2 (en) Chip package and method for forming the same
WO2018196630A1 (en) Sensor package structure manufacturing method and sensor package structure
CN115084337A (en) Mass transfer method of micro light-emitting diode chip
US8569080B2 (en) Method for packaging light emitting diode
JP5370238B2 (en) Method for manufacturing light emitting device
CN101562138A (en) Method for producing semiconductor packaging part
CN109671834B (en) LED chip CSP packaging structure with double-side light emitting and packaging method thereof
CN102332408B (en) Chip scale package and production method thereof
TWI440225B (en) Method for manufacturing light emitting diode
CN104409523A (en) Package structure of semiconductor device
CN104425395A (en) Semiconductor packaging part and manufacturing method thereof

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant