CN103179054A - Control panel and control method for optical network unit - Google Patents
Control panel and control method for optical network unit Download PDFInfo
- Publication number
- CN103179054A CN103179054A CN2013100768168A CN201310076816A CN103179054A CN 103179054 A CN103179054 A CN 103179054A CN 2013100768168 A CN2013100768168 A CN 2013100768168A CN 201310076816 A CN201310076816 A CN 201310076816A CN 103179054 A CN103179054 A CN 103179054A
- Authority
- CN
- China
- Prior art keywords
- chip
- data
- port
- sub
- message
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Communication Control (AREA)
- Data Exchanges In Wide-Area Networks (AREA)
- Small-Scale Networks (AREA)
Abstract
The invention discloses a control panel and a control method for an optical network unit. The control panel comprises a data exchange chip and a control exchange chip. The control exchange chip is connected between a CPU (central processing unit) chip and a protocol conversion chip, and is used for sending received operation, administration and maintenance (OAM) information messages sent by the CPU chip to the protocol conversion chip. The CPU chip controls working conditions of the protocol conversion chip through the OAM information messages. The data exchange chip is connected between the CPU chip and the protocol conversion chip. The data exchange chip is used for filtering received first Ethernet data messages sent by the CPU chip to acquire second Ethernet data messages, and sending the second Ethernet data messages to the protocol conversion chip. By the control panel and the control method, working load of CPU ports is small, and management configuration is simple, so that system maintainability and system stability are greatly improved.
Description
Technical field
The present invention relates to network equipment field, in particular to a kind of control panel for optical network unit and control method.
Background technology
the optical network unit of legacy equipment manufacturer (being ONU equipment) adopts unique exchange chip to realize the interconnected of cpu chip and EPON physical layer (being PON MAC) chip in design, the device data business connects user's next stage terminal from the SNI port of equipment from the user node interface (being the UNI mouth) of PON MAC chip again through exchange chip, the mutual message of management of cpu chip and PON MAC chip chamber also needs by this exchange chip simultaneously, the operation management maintain message of communication between it (being OAM message) usually need to be stamped special VLAN and Tag and distinguish, the while serial ports turns the first Ethernet data Business Stream and also will pass through this link, the cpu port processing service flow is complicated.The function that in the hardware structure of conventional electric power optical network unit, CPU needs deal with data business and managed traffic flow and serial ports to turn Ethernet service stream is filtered and the packet capturing analysis, software development workload estimate is large, CPU network interface operating load is larger simultaneously, long-term heavy load work easily causes CPU deadlock problem, and the equipment functional reliability is low.
The cpu chip of electric power optical network unit (being ONU equipment) separates inconvenience with data service between passive optical network media access controller (being PON MAC chip) with the management data communication data stream, cpu port is when mask data business and management data communication data stream, need resolution data stream, thereby make the cpu port workload large, administration configuration is complicated, affects the maintainable and stable of system.
Need to process simultaneously data service data flow and the management service data flow of PON MAC for the cpu port of electric power optical network unit in prior art, the cpu port operating load is larger, administration configuration is complicated, thereby the maintainability that makes system is poor and stable low problem, not yet proposes at present effective solution.
Summary of the invention
Need to process simultaneously data service data flow and the management service data flow of PON MAC for the cpu port of correlation technique electric power optical network unit, the cpu port operating load is larger, administration configuration is complicated, thereby the maintainability that makes system is poor and stable low problem, effective solution is not yet proposed at present, for this reason, main purpose of the present invention is to provide a kind of control panel for optical network unit and control method, to address the above problem.
To achieve these goals, according to an aspect of the present invention, a kind of control panel for optical network unit is provided, this control panel comprises: exchanges data chip and control exchange chip, wherein, control exchange chip, be connected between cpu chip and protocol conversion chip, the operation management maintain message packet that the cpu chip that is used for receiving sends sends to the protocol conversion chip, and cpu chip comes the operating state of control protocol conversion chip by the operation management maintain message packet; The exchanges data chip, be connected between cpu chip and protocol conversion chip, be used for the first Ethernet data message that the cpu chip that receives sends is carried out filtration treatment, obtain the second Ethernet data message, and the second Ethernet data message is sent to the protocol conversion chip.
further, the protocol conversion chip is used for the second Ethernet data message is converted to the first passive optical network protocol data, wherein, the protocol conversion chip comprises the first sub-protocol conversion chip and the second sub-protocol conversion chip, the operation management maintain message packet comprises the first child-operation management maintenance message packet and the second child-operation management maintenance message packet, the second Ethernet data message comprises the first sub-Ethernet data message and the second sub-Ethernet data message, the first sub-protocol conversion chip, be connected with the exchanges data chip with the control exchange chip respectively, the first sub-protocol conversion chip is used for receiving the first child-operation management maintenance message packet, also be used for receiving the first sub-Ethernet data message, and the first sub-Ethernet data message is converted to the first sub-passive optical network protocol data, the second sub-protocol conversion chip is connected with the exchanges data chip with the control exchange chip respectively, and the second sub-protocol conversion chip is used for receiving the second child-operation management maintenance message packet, also be used for receiving the second sub-Ethernet data message, and the second sub-Ethernet data message is converted to the second sub-passive optical network protocol data.
Further, control panel also comprises: optical module, wherein, optical module is connected between the first sub-protocol conversion chip, the second sub-protocol conversion chip and user data port, optical module is used for the first sub-passive optical network protocol data and the second sub-passive optical network protocol data are carried out the photosignal conversion, obtaining the second passive optical network protocol data, and the second passive optical network protocol data are sent to the user data port.
Further, optical module comprises the first sub-optical module and the second sub-optical module, wherein, the first sub-optical module, be connected between the first sub-protocol conversion chip and the first child user FPDP, be used for the first sub-passive optical network protocol data are carried out the photosignal conversion, obtaining the 3rd sub-passive optical network protocol data, and the 3rd sub-passive optical network protocol data sent to the first child user FPDP; The second sub-optical module, be connected between the second sub-protocol conversion chip and the second child user FPDP, be used for the second sub-passive optical network protocol data are carried out the photosignal conversion, obtaining the 4th sub-passive optical network protocol data, and the 4th sub-passive optical network protocol data are sent to the second child user FPDP.
further, cpu chip comprises: a SMI output port, the first message output port, the 2nd SMI output port, the second message output port, the control exchange chip comprises: a SMI input port, first controls the message repeating port, second controls the message repeating port, the 3rd controls the message repeating port, the exchanges data chip comprises: the 2nd SMI input port, the first data message forwarding port, the second data message forwarding port, the 3rd data message forwarding port, the first sub-protocol conversion chip comprises: first controls the message input port, the first data message input port, the second sub-protocol conversion chip comprises: second controls the message input port, the second data message input port, wherein, the one SMI output port of cpu chip is connected with a SMI input port of controlling exchange chip by a SMI bus, wherein, the one SMI bus is used for transmission the first configuration data, control exchange chip and be configured to the physical port transceiver mode for all of the port that will control exchange chip according to the first configuration data that receives, to set up the first communication relation between cpu chip and control exchange chip, the first message output port of cpu chip is connected with the first control message repeating port of controlling exchange chip by 100,000,000 data retransmission interfaces, is used for according to the first communication relation, the operation management maintain message packet being sent to the control exchange chip, the second control message repeating port of controlling exchange chip is connected with the first control message input port of the first sub-protocol conversion chip, is used for the first child-operation management maintenance message packet is sent to the first sub-protocol conversion chip, the 3rd control message repeating port of controlling exchange chip is connected with the second control message input port of the second sub-protocol conversion chip, is used for the second child-operation management maintenance message packet is sent to the second sub-protocol conversion chip, the 2nd SMI output port of cpu chip is connected with the 2nd SMI input port of exchanges data chip by the 2nd SMI bus, wherein, the 2nd SMI bus is used for transmission the second configuration data, the second configuration data that exchanges data chip basis receives is configured to the physical port transceiver mode with all of the port of exchanges data chip, to set up the second communication relation between cpu chip and exchanges data chip, the second message output port of cpu chip is connected with the first data message forwarding port of exchanges data chip, is used for according to the second communication relation, the first Ethernet data message being sent to the exchanges data chip, the first data message forwarding port of exchanges data chip carries out filtration treatment to the first Ethernet data message, to obtain the first sub-Ethernet data message and the second sub-Ethernet data message, the second data message forwarding port of exchanges data chip is connected with the first data message input port of the first sub-protocol conversion chip by gigabit data retransmission interface, so that the first sub-Ethernet data message is sent to the first sub-protocol conversion chip, the 3rd data message forwarding port of exchanges data chip is connected with the second data message input port of the second sub-protocol conversion chip, so that the second sub-Ethernet data message is sent to the second sub-protocol conversion chip.
further, 100,000,000 data retransmission interfaces comprise: the 100,000,000 data input pin, the 200,000,000 data input pin and the 100,000,000 data output end, gigabit data retransmission interface comprises: the first gigabit data input pin, the first gigabit data output end and the second gigabit data output end, wherein, the 100,000,000 data input pin of 100,000,000 data retransmission interfaces is connected with the first message output port of cpu chip, the 100,000,000 data output end of 100,000,000 data retransmission interfaces is connected with the first control message repeating port of controlling exchange chip by the first coupling capacitance, the 200,000,000 data input pin of 100,000,000 data retransmission interfaces is connected with the 2nd SMI output port of cpu chip, the first gigabit data input pin of gigabit data retransmission interface is connected with the second data message forwarding port of exchanges data chip by the second coupling capacitance, the first gigabit data output end of gigabit data retransmission interface is connected with the first data message input port of the first sub-protocol conversion chip, and the second gigabit data output end of gigabit data retransmission interface is connected with the second data message input port of the first sub-protocol conversion chip.
Further, controlling exchange chip also comprises: the first standby port, the data management chip also comprises: the SNI port, wherein, the first standby port of controlling exchange chip is connected with the first end of single port transformer, and the first control message repeating port of controlling exchange chip is connected with the second end of single port transformer; The 3rd end of single port transformer is connected with first memory; The SNI port of data management chip is connected with network transformer, and network transformer is connected with network socket by the first lightning protection circuit.
Further, cpu chip also comprises: jtag port, MEMC port, eLBC port and the first serial port, and wherein, the jtag port of cpu chip is connected with debug port; The MEMC port of cpu chip is connected with second memory; The eLBC port of cpu chip is connected with the 3rd memory, and the eLBC port of cpu chip also is connected with the first Extended Capabilities Port; The first Extended Capabilities Port is connected with first processor, and first processor is connected with the second serial port by the second lightning protection circuit; The first serial port of cpu chip is connected with the second processor; The second processor is connected with the 3rd serial port.
To achieve these goals, according to an aspect of the present invention, a kind of control method for optical network unit is provided, this control method comprises: control exchange chip the operation management maintain message packet that cpu chip sends is transmitted to the protocol conversion chip, come the operating state of control protocol conversion chip for cpu chip by the operation management maintain message packet; The exchanges data chip carries out filtration treatment to the first Ethernet data message that the cpu chip that receives sends, and obtains the second Ethernet data message, and the second Ethernet data message is sent to the protocol conversion chip.
by the present invention, forward the operation management maintain message packet by controlling exchange chip, realize the communication of the operation management maintain message packet between cpu chip and protocol conversion chip, forward the Ethernet data message by the exchanges data chip, and the exchanges data chip can be realized the processing capacity of the data messages such as data filtering and packet capturing, realize the communication of Ethernet data message between cpu chip and protocol conversion chip, rather than only complete the communication of Ethernet data message and operation management maintain message packet between cpu chip and protocol conversion chip by an exchange chip, after Ethernet data message and operation management maintain message packet separated transmission, the port of CPU is only processed separately independently message, without dissection process, simplify software cpu port workload, the equipment stability improves, thereby data service data flow and management service data flow that the cpu port of electric power optical network unit in the prior art need to be processed PONMAC have simultaneously been solved, the cpu port operating load is larger, administration configuration is complicated, thereby the maintainability that makes system is poor and stable low problem, realized that the cpu port operating load is little, administration configuration is simple, thereby greatly improved the maintainable and stable of system.
Description of drawings
Accompanying drawing described herein is used to provide a further understanding of the present invention, consists of the application's a part, and illustrative examples of the present invention and explanation thereof are used for explaining the present invention, do not consist of improper restriction of the present invention.In the accompanying drawings:
Fig. 1 is the structural representation according to the control panel that is used for optical network unit of the embodiment of the present invention;
Fig. 2 is the structural representation according to the control panel that is used for optical network unit of the embodiment of the present invention one; And
Fig. 3 is the flow chart according to the control method that is used for optical network unit of the embodiment of the present invention.
Embodiment
Need to prove, in the situation that do not conflict, embodiment and the feature in embodiment in the application can make up mutually.Describe below with reference to the accompanying drawings and in conjunction with the embodiments the present invention in detail.
Fig. 1 is the structural representation according to the control panel that is used for optical network unit of the embodiment of the present invention.As shown in Figure 1, this control panel can comprise: exchanges data chip 50 and control exchange chip 30, wherein, control exchange chip 30, be connected between cpu chip 10 and protocol conversion chip 70, the operation management maintain message packet that the cpu chip 10 that is used for receiving sends sends to the protocol conversion chip, and cpu chip 10 comes the operating state of control protocol conversion chip by the operation management maintain message packet; Exchanges data chip 50, be connected between cpu chip 10 and protocol conversion chip 70, be used for the first Ethernet data message that the cpu chip 10 that receives sends is carried out filtration treatment, obtain the second Ethernet data message, and the second Ethernet data message is sent to protocol conversion chip 70.
adopt control panel of the present invention, forward the operation management maintain message packet by controlling exchange chip, realize the communication of the operation management maintain message packet between cpu chip and protocol conversion chip, forward the Ethernet data message by the exchanges data chip, and the exchanges data chip can be realized the processing capacity of the data messages such as data filtering and packet capturing, realize the communication of Ethernet data message between cpu chip and protocol conversion chip, rather than only complete the communication of Ethernet data message and operation management maintain message packet between cpu chip and protocol conversion chip by an exchange chip, after Ethernet data message and operation management maintain message packet separated transmission, the port of CPU is only processed separately independently message, without dissection process, simplify software cpu port workload, the equipment stability improves, thereby data service data flow and management service data flow that the cpu port of electric power optical network unit in the prior art need to be processed PONMAC have simultaneously been solved, the cpu port operating load is larger, administration configuration is complicated, thereby the maintainability that makes system is poor and stable low problem, realized that the cpu port operating load is little, administration configuration is simple, thereby greatly improved the maintainable and stable of system.
In addition, the hardware and software development difficulty that adopted the hardware structure of control panel of the present invention and circuit design simple, the reliability of raising equipment greatly simultaneously.
in the above embodiment of the present invention, protocol conversion chip 70 is used for the second Ethernet data message is converted to the first passive optical network protocol data, wherein, protocol conversion chip 70 comprises the first sub-protocol conversion chip and the second sub-protocol conversion chip, the operation management maintain message packet comprises the first child-operation management maintenance message packet and the second child-operation management maintenance message packet, the second Ethernet data message comprises the first sub-Ethernet data message and the second sub-Ethernet data message, the first sub-protocol conversion chip, are connected with the exchanges data chip with control exchange chip 30 respectively and are connected, the first sub-protocol conversion chip is used for receiving the first child-operation management maintenance message packet, also be used for receiving the first sub-Ethernet data message, and the first sub-Ethernet data message is converted to the first sub-passive optical network protocol data, the second sub-protocol conversion chip, respectively with control exchange chip 30 and be connected with the exchanges data chip and be connected, the second sub-protocol conversion chip is used for reception the second child-operation management maintenance message packet, also be used for receiving the second sub-Ethernet data message, and the second sub-Ethernet data message is converted to the second sub-passive optical network protocol data.
In the above embodiment of the present invention, control panel can also comprise: optical module, wherein, optical module is connected between the first sub-protocol conversion chip, the second sub-protocol conversion chip and user data port, optical module is used for the first sub-passive optical network protocol data and the second sub-passive optical network protocol data are carried out the photosignal conversion, obtaining the second passive optical network protocol data, and the second passive optical network protocol data are sent to the user data port.
In the above embodiment of the present invention, optical module can comprise the first sub-optical module and the second sub-optical module, wherein, the first sub-optical module, be connected between the first sub-protocol conversion chip and the first child user FPDP, be used for the first sub-passive optical network protocol data are carried out the photosignal conversion, obtaining the 3rd sub-passive optical network protocol data, and the 3rd sub-passive optical network protocol data sent to the first child user FPDP; The second sub-optical module, be connected between the second sub-protocol conversion chip and the second child user FPDP, be used for the second sub-passive optical network protocol data are carried out the photosignal conversion, obtaining the 4th sub-passive optical network protocol data, and the 4th sub-passive optical network protocol data are sent to the second child user FPDP.
Fig. 2 is the structural representation according to the control panel that is used for optical network unit of the embodiment of the present invention one.as shown in Figure 2, cpu chip 10 can comprise: a SMI output port, the first message output port, the 2nd SMI output port, the second message output port, controlling exchange chip 30 can comprise: a SMI input port, first controls the message repeating port, second controls the message repeating port, the 3rd controls the message repeating port, exchanges data chip 50 comprises: the 2nd SMI input port, the first data message forwarding port, the second data message forwarding port, the 3rd data message forwarding port, the first sub-protocol conversion chip can comprise: first controls the message input port, the first data message input port, the second sub-protocol conversion chip can comprise: second controls the message input port, the second data message input port.
Particularly, the one SMI output port of cpu chip 10 is connected with a SMI input port of controlling exchange chip 30 by a SMI bus, wherein, the one SMI bus is used for transmission the first configuration data, control exchange chip 30 and be configured to the physical port transceiver mode for all of the port that will control exchange chip 30 according to the first configuration data that receives, to set up the first communication relation between cpu chip 10 and control exchange chip 30; The first message output port of cpu chip 10 is connected with the first control message repeating port of controlling exchange chip 30 by 100,000,000 data retransmission interfaces, is used for according to the first communication relation, the operation management maintain message packet being sent to and controls exchange chip 30; The second control message repeating port of controlling exchange chip 30 is connected with the first control message input port of the first sub-protocol conversion chip, is used for the first child-operation management maintenance message packet is sent to the first sub-protocol conversion chip; The 3rd control message repeating port of controlling exchange chip 30 is connected with the second control message input port of the second sub-protocol conversion chip, is used for the second child-operation management maintenance message packet is sent to the second sub-protocol conversion chip; The 2nd SMI output port of cpu chip 10 is connected with the 2nd SMI input port of exchanges data chip 50 by the 2nd SMI bus, wherein, the 2nd SMI bus is used for transmission the second configuration data, the second configuration data that exchanges data chip 50 bases receive is configured to the physical port transceiver mode with all of the port of exchanges data chip 50, to set up the second communication relation between cpu chip 10 and exchanges data chip 50; The second message output port of cpu chip 10 is connected with the first data message forwarding port of exchanges data chip 50, is used for according to the second communication relation, the first Ethernet data message being sent to exchanges data chip 50; The first data message forwarding port of exchanges data chip 50 carries out filtration treatment to the first Ethernet data message, to obtain the first sub-Ethernet data message and the second sub-Ethernet data message; The second data message forwarding port of exchanges data chip 50 is connected with the first data message input port of the first sub-protocol conversion chip by gigabit data retransmission interface, so that the first sub-Ethernet data message is sent to the first sub-protocol conversion chip; The 3rd data message forwarding port of exchanges data chip 50 is connected with the second data message input port of the second sub-protocol conversion chip, so that the second sub-Ethernet data message is sent to the second sub-protocol conversion chip.
particularly in Fig. 2, the one SMI output port is the SMI1 mouth, the first message output port is the EMAC1 mouth, the 2nd SMI output port is the SMI0 mouth, the second message output port is the EMAC0 mouth, the one SMI input port is for controlling the SMI mouth of exchange chip 30, first controls the message repeating port for controlling the P1 mouth of exchange chip 30, second controls the message repeating port for controlling the P6 mouth of exchange chip 30, the 3rd controls the message repeating port for controlling the P5 mouth of exchange chip 30, the 2nd SMI input port is the SMI mouth of exchanges data chip 50, the first data message forwarding port is the P0 mouth of exchanges data chip 50, the second data message forwarding port is the P5 mouth of exchanges data chip 50, the 3rd data message forwarding port is the P6 mouth of exchanges data chip 50.
cpu chip 10 shown in Fig. 2 has 2 independently EMAC ports, wherein, the EMAC0 mouth docks with the P0 mouth of exchanges data chip 50, the second configuration data that exchanges data chip 50 gets according to the 2nd SMI bus is configured to physical port transceiver mode (being the PHY pattern) with the P0 mouth of exchanges data chip 50, and the P0 mouth of exchanges data chip 50 can be realized the message processing capacities such as the filtration of data message and packet capturing, the first data message input port (this port can be the UNI0 mouth of PON MAC A) that the P6 mouth that the P5 mouth of exchanges data chip 50 is connected with the exchanges data chip also is configured to PHY pattern and the first sub-protocol conversion chip (can be PON MAC A chip) be connected the second data message input port (this port can be the UNI0 mouth of PON MAC B) of sub-protocol conversion chip (being PON MAC B chip) and be connected, thereby forward by exchanges data chip 50 administration configuration that the Ethernet data message is realized 10 pairs of PON MAC chips of cpu chip.
Cpu chip 10 and PON MAC A chip and PON MAC B chip docks by controlling exchange chip 30, and PON MAC A chip is connected the second road uni port and is connected the now management communication of OAM message of EMAC1 cause for gossip of controlling after exchange chip 30 with CPU with PON MAC B chip.
After Ethernet data message and operation management maintain message packet separated transmission, the port of CPU is only processed separately independently message, without dissection process, simplifies software cpu port workload, and the equipment stability improves.For example, adopt the PN865X panel of the above embodiment of the present invention, use this hardware mode, stable performance, operational excellence, business configuration are quite simple.
in the above embodiment of the present invention, 100,000,000 data retransmission interfaces can comprise: the 100,000,000 data input pin, the 200,000,000 data input pin and the 100,000,000 data output end, gigabit data retransmission interface can comprise: the first gigabit data input pin, the first gigabit data output end and the second gigabit data output end, wherein, the 100,000,000 data input pin of 100,000,000 data retransmission interfaces is connected with the first message output port of cpu chip 10, the 100,000,000 data output end of 100,000,000 data retransmission interfaces is connected with the first control message repeating port of controlling exchange chip 30 by the first coupling capacitance, the 200,000,000 data input pin of 100,000,000 data retransmission interfaces is connected with the 2nd SMI output port of cpu chip 10, the first gigabit data input pin of gigabit data retransmission interface is connected with the second data message forwarding port of exchanges data chip 50 by the second coupling capacitance, the first gigabit data output end of gigabit data retransmission interface is connected with the first data message input port of the first sub-protocol conversion chip, and the second gigabit data output end of gigabit data retransmission interface is connected with the second data message input port of the first sub-protocol conversion chip.
The IIC2 interface of the first sub-optical module as shown in Figure 2 is connected with the IIC0 interface of cpu chip 10 by the first iic bus, and the IIC3 interface of the second sub-optical module is connected with the IIC1 interface of cpu chip 10 by the second iic bus.Particularly, cpu chip 10 obtains the work state information of the first sub-optical module by the first iic bus, so that cpu chip 10 carries out working state control according to the work state information of the first sub-optical module to its work, cpu chip 10 obtains the work state information of the second sub-optical module by the second iic bus, so that cpu chip 10 carries out working state control according to the work state information of the second sub-optical module to its work.
In the above embodiment of the present invention, controlling exchange chip 30 can also comprise: the first standby port, the data management chip can also comprise: the SNI port, wherein, the first standby port of controlling exchange chip 30 is connected with the first end of single port transformer, and the first control message repeating port of controlling exchange chip 30 is connected with the second end of single port transformer; The 3rd end of single port transformer is connected with first memory; The SNI port of data management chip is connected with network transformer, and network transformer is connected with network socket by the first lightning protection circuit.Wherein, above-mentioned network socket is 4 mouthfuls of RJ45 network sockets.
Wherein, the SNI port of data management chip is expressed as the P1-P4 port in Fig. 2, and this port is externally to connect the gigabit network interface.
In the above embodiment of the present invention, cpu chip 10 also comprises: jtag port, MEMC port, eLBC port and the first serial port, and wherein, the jtag port of cpu chip 10 is connected with debug port; The MEMC port of cpu chip 10 is connected with second memory; The eLBC port of cpu chip 10 is connected with the 3rd memory, and the eLBC port of cpu chip 10 also is connected with the first Extended Capabilities Port; The first Extended Capabilities Port is connected with first processor, and first processor is connected with the second serial port by the second lightning protection circuit; The first serial port of cpu chip 10 is connected with the second processor; The second processor is connected with the 3rd serial port.
Wherein, the first serial port is DEBUG UART port, and second memory is program storage, and the 3rd memory is data storage, and the second serial port is that serial line interface * 4, the three serial ports are serial line interface * 1.
Fig. 3 is the flow chart according to the control method that is used for optical network unit of the embodiment of the present invention.As shown in Figure 3, the method comprises the steps:
Step S102 controls exchange chip the operation management maintain message packet that sends is transmitted to the protocol conversion chip, comes the operating state of control protocol conversion chip by the operation management maintain message packet for cpu chip.
Step S104, the exchanges data chip carries out filtration treatment to the first Ethernet data message that the cpu chip that receives sends, and obtains the second Ethernet data message, and the second Ethernet data message is sent to the protocol conversion chip.
adopt control method of the present invention, forward the operation management maintain message packet by controlling exchange chip, realize the communication of the operation management maintain message packet between cpu chip and protocol conversion chip, forward the Ethernet data message by the exchanges data chip, and the exchanges data chip can be realized the processing capacity of the data messages such as data filtering and packet capturing, realize the communication of Ethernet data message between cpu chip and protocol conversion chip, do not need cpu chip that Ethernet data message and operation management maintain message packet are configured, just can and control exchange chip and realize Ethernet data message and the communication of operation management maintain message packet between cpu chip and protocol conversion chip by the exchanges data chip, thereby having solved the cpu port of electric power optical network unit in the prior art, need to process simultaneously PON MAC(be the protocol conversion chip) data service data flow and management service data flow, the cpu port operating load is larger, administration configuration is complicated, thereby the maintainability that makes system is poor and stable low problem, realized that the cpu port operating load is little, administration configuration is simple, thereby greatly improved the maintainable and stable of system.
Need to prove, can carry out in the computer system such as one group of computer executable instructions in the step shown in the flow chart of accompanying drawing, and, although there is shown logical order in flow process, but in some cases, can carry out step shown or that describe with the order that is different from herein.
from above description, can find out, the present invention has realized following technique effect: forward the operation management maintain message packet by controlling exchange chip, realize the communication of the operation management maintain message packet between cpu chip and protocol conversion chip, forward the Ethernet data message by the exchanges data chip, and the exchanges data chip can be realized the processing capacity of the data messages such as data filtering and packet capturing, realize the communication of Ethernet data message between cpu chip and protocol conversion chip, rather than only complete the communication of Ethernet data message and operation management maintain message packet between cpu chip and protocol conversion chip by an exchange chip, after Ethernet data message and operation management maintain message packet separated transmission, the port of CPU is only processed separately independently message, without dissection process, simplify software cpu port workload, the equipment stability improves, thereby data service data flow and management service data flow that the cpu port of electric power optical network unit in the prior art need to be processed PON MAC have simultaneously been solved, the cpu port operating load is larger, administration configuration is complicated, thereby the maintainability that makes system is poor and stable low problem, realized that the cpu port operating load is little, administration configuration is simple, thereby greatly improved the maintainable and stable of system.
obviously, those skilled in the art should be understood that, above-mentioned each module of the present invention or each step can realize with general calculation element, they can concentrate on single calculation element, perhaps be distributed on the network that a plurality of calculation elements form, alternatively, they can be realized with the executable program code of calculation element, thereby, they can be stored in storage device and be carried out by calculation element, perhaps they are made into respectively each integrated circuit modules, perhaps a plurality of modules in them or step being made into the single integrated circuit module realizes.Like this, the present invention is not restricted to any specific hardware and software combination.
The above is only the preferred embodiments of the present invention, is not limited to the present invention, and for a person skilled in the art, the present invention can have various modifications and variations.Within the spirit and principles in the present invention all, any modification of doing, be equal to replacement, improvement etc., within all should being included in protection scope of the present invention.
Claims (9)
1. a control panel that is used for optical network unit, is characterized in that, described control panel comprises: exchanges data chip and control exchange chip, wherein,
Described control exchange chip, be connected between cpu chip and protocol conversion chip, the operation management maintain message packet that the described cpu chip that is used for receiving sends sends to described protocol conversion chip, and described cpu chip is controlled the operating state of described protocol conversion chip by described operation management maintain message packet;
Described exchanges data chip, be connected between described cpu chip and described protocol conversion chip, be used for the first Ethernet data message that the described cpu chip that receives sends is carried out filtration treatment, obtain the second Ethernet data message, and described the second Ethernet data message is sent to described protocol conversion chip.
2. control panel according to claim 1, it is characterized in that, described protocol conversion chip is for being converted to the first passive optical network protocol data by described the second Ethernet data message, wherein, described protocol conversion chip comprises the first sub-protocol conversion chip and the second sub-protocol conversion chip, described operation management maintain message packet comprises the first child-operation management maintenance message packet and the second child-operation management maintenance message packet, described the second Ethernet data message comprises the first sub-Ethernet data message and the second sub-Ethernet data message
Described the first sub-protocol conversion chip, respectively with described control exchange chip be connected the exchanges data chip and be connected, described the first sub-protocol conversion chip is used for receiving described the first child-operation management maintenance message packet; Also be used for receiving the described first sub-Ethernet data message, and the described first sub-Ethernet data message is converted to the first sub-passive optical network protocol data;
Described the second sub-protocol conversion chip, respectively with described control exchange chip be connected the exchanges data chip and be connected, described the second sub-protocol conversion chip is used for receiving described the second child-operation management maintenance message packet; Also be used for receiving the described second sub-Ethernet data message, and the described second sub-Ethernet data message is converted to the second sub-passive optical network protocol data.
3. control panel according to claim 2, is characterized in that, described control panel also comprises: optical module, wherein,
Described optical module is connected between described the first sub-protocol conversion chip, the second sub-protocol conversion chip and user data port, described optical module is used for the described first sub-passive optical network protocol data and the described second sub-passive optical network protocol data are carried out the photosignal conversion, obtaining the second passive optical network protocol data, and described the second passive optical network protocol data are sent to described user data port.
4. control panel according to claim 3, is characterized in that, described optical module comprises the first sub-optical module and the second sub-optical module, wherein,
The described first sub-optical module, be connected between described the first sub-protocol conversion chip and described the first child user FPDP, be used for the described first sub-passive optical network protocol data are carried out the photosignal conversion, obtaining the 3rd sub-passive optical network protocol data, and the described the 3rd sub-passive optical network protocol data are sent to described the first child user FPDP;
The described second sub-optical module, be connected between described the second sub-protocol conversion chip and described the second child user FPDP, be used for the described second sub-passive optical network protocol data are carried out the photosignal conversion, obtaining the 4th sub-passive optical network protocol data, and the described the 4th sub-passive optical network protocol data are sent to described the second child user FPDP.
5. control panel according to claim 4, it is characterized in that, described cpu chip comprises: a SMI output port, the first message output port, the 2nd SMI output port, the second message output port, described control exchange chip comprises: a SMI input port, first controls the message repeating port, second controls the message repeating port, the 3rd controls the message repeating port, described exchanges data chip comprises: the 2nd SMI input port, the first data message forwarding port, the second data message forwarding port, the 3rd data message forwarding port, described the first sub-protocol conversion chip comprises: first controls the message input port, the first data message input port, described the second sub-protocol conversion chip comprises: second controls the message input port, the second data message input port, wherein,
A described SMI output port of described cpu chip is connected with a described SMI input port of described control exchange chip by a SMI bus, wherein, a described SMI bus is used for transmission the first configuration data, described control exchange chip is used for according to described the first configuration data that receives, all of the port of described control exchange chip being configured to the physical port transceiver mode, to set up the first communication relation between described cpu chip and described control exchange chip;
The described first message output port of described cpu chip is controlled the message repeating port by 100,000,000 data retransmission interfaces with described first of described control exchange chip and is connected, and is used for according to described the first communication relation, described operation management maintain message packet being sent to described control exchange chip;
Described second of described control exchange chip is controlled the message repeating port and is connected with the described first control message input port of described the first sub-protocol conversion chip, is used for described the first child-operation management maintenance message packet is sent to described the first sub-protocol conversion chip;
The described the 3rd of described control exchange chip is controlled the message repeating port and is connected with the described second control message input port of described the second sub-protocol conversion chip, is used for described the second child-operation management maintenance message packet is sent to described the second sub-protocol conversion chip;
Described the 2nd SMI output port of described cpu chip is connected with described the 2nd SMI input port of described exchanges data chip by the 2nd SMI bus, wherein, described the 2nd SMI bus is used for transmission the second configuration data, described the second configuration data that described exchanges data chip basis receives is configured to the physical port transceiver mode with all of the port of described exchanges data chip, to set up the second communication relation between described cpu chip and described exchanges data chip;
The described second message output port of described cpu chip is connected with the described first data message forwarding port of described exchanges data chip, is used for according to described the second communication relation, described the first Ethernet data message being sent to described exchanges data chip;
The described first data message forwarding port of described exchanges data chip carries out filtration treatment to described the first Ethernet data message, to obtain the described first sub-Ethernet data message and the described second sub-Ethernet data message;
The described second data message forwarding port of described exchanges data chip is connected with the described first data message input port of described the first sub-protocol conversion chip by gigabit data retransmission interface, so that the described first sub-Ethernet data message is sent to described the first sub-protocol conversion chip;
Described the 3rd data message forwarding port of described exchanges data chip is connected with the described second data message input port of described the second sub-protocol conversion chip, so that the described second sub-Ethernet data message is sent to described the second sub-protocol conversion chip.
6. control panel according to claim 5, it is characterized in that, described 100,000,000 data retransmission interfaces comprise: the 100,000,000 data input pin, the 200,000,000 data input pin and the 100,000,000 data output end, described gigabit data retransmission interface comprises: the first gigabit data input pin, the first gigabit data output end and the second gigabit data output end, wherein
Described the 100,000,000 data input pin of described 100,000,000 data retransmission interfaces is connected with the described first message output port of described cpu chip, described the 100,000,000 data output end of described 100,000,000 data retransmission interfaces is controlled the message repeating port by the first coupling capacitance with described first of described control exchange chip and is connected, and described the 200,000,000 data input pin of described 100,000,000 data retransmission interfaces is connected with described the 2nd SMI output port of described cpu chip;
The described first gigabit data input pin of described gigabit data retransmission interface is connected with the second data message forwarding port of described exchanges data chip by the second coupling capacitance, the described first gigabit data output end of described gigabit data retransmission interface is connected with the described first data message input port of described the first sub-protocol conversion chip, and the described second gigabit data output end of described gigabit data retransmission interface is connected with the described second data message input port of described the first sub-protocol conversion chip.
7. control panel according to claim 5, is characterized in that, described control exchange chip also comprises: the first standby port, and described data management chip also comprises: the SNI port, wherein,
Described first standby port of described control exchange chip is connected with the first end of single port transformer, and described first of described control exchange chip is controlled the message repeating port and is connected with the second end of described single port transformer; The 3rd end of described single port transformer is connected with first memory;
The described SNI port of described data management chip is connected with network transformer, and described network transformer is connected with network socket by the first lightning protection circuit.
8. control panel according to claim 5, is characterized in that, described cpu chip also comprises: jtag port, MEMC port, eLBC port and the first serial port, wherein,
The described jtag port of described cpu chip is connected with debug port;
The described MEMC port of described cpu chip is connected with second memory;
The described eLBC port of described cpu chip is connected with the 3rd memory, and the described eLBC port of described cpu chip also is connected with the first Extended Capabilities Port;
Described the first Extended Capabilities Port is connected with first processor, and described first processor is connected with the second serial port by the second lightning protection circuit;
Described first serial port of described cpu chip is connected with the second processor;
Described the second processor is connected with the 3rd serial port.
9. a control method that is used for optical network unit, is characterized in that, comprising:
Control exchange chip the operation management maintain message packet that cpu chip sends is transmitted to the protocol conversion chip, control the operating state of described protocol conversion chip for cpu chip by described operation management maintain message packet;
The exchanges data chip carries out filtration treatment to the first Ethernet data message that the described cpu chip that receives sends, and obtains the second Ethernet data message, and described the second Ethernet data message is sent to described protocol conversion chip.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201310076816.8A CN103179054B (en) | 2013-03-11 | 2013-03-11 | For control panel and the control method of optical network unit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201310076816.8A CN103179054B (en) | 2013-03-11 | 2013-03-11 | For control panel and the control method of optical network unit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN103179054A true CN103179054A (en) | 2013-06-26 |
| CN103179054B CN103179054B (en) | 2016-01-20 |
Family
ID=48638683
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201310076816.8A Expired - Fee Related CN103179054B (en) | 2013-03-11 | 2013-03-11 | For control panel and the control method of optical network unit |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN103179054B (en) |
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103731203A (en) * | 2013-11-15 | 2014-04-16 | 成都市宏山科技有限公司 | EPON device networking structure with anti-thunder function |
| CN103746746A (en) * | 2013-12-11 | 2014-04-23 | 上海斐讯数据通信技术有限公司 | Business system of network device |
| CN107104842A (en) * | 2017-05-23 | 2017-08-29 | 信联安宝（北京）科技有限公司 | The discrete integrated wireless management interchanger of power supply |
| CN107402899A (en) * | 2017-08-02 | 2017-11-28 | 湖南利能科技股份有限公司 | A kind of extended method of IIC interfaces |
| CN111163379A (en) * | 2019-12-31 | 2020-05-15 | 博为科技有限公司 | Communication method and multi-user residential unit MDU |
| CN115297187A (en) * | 2022-07-12 | 2022-11-04 | 重庆大学 | Conversion device and cluster system of network communication protocol and bus protocol |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP2051448A1 (en) * | 2006-08-11 | 2009-04-22 | Huawei Technologies Co., Ltd. | Access network system with separated controlling and bearing and communication achieving method thereof |
| CN102624738A (en) * | 2012-03-28 | 2012-08-01 | 瑞斯康达科技发展股份有限公司 | Serial port server, protocol conversion chip and data transmission method |
| CN102638735A (en) * | 2012-04-13 | 2012-08-15 | 瑞斯康达科技发展股份有限公司 | Optical node device and business switching method thereof |
| CN202602694U (en) * | 2012-06-12 | 2012-12-12 | 江西省电力公司信息通信分公司 | Physical-isolation Ethernet switch |
-
2013
- 2013-03-11 CN CN201310076816.8A patent/CN103179054B/en not_active Expired - Fee Related
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP2051448A1 (en) * | 2006-08-11 | 2009-04-22 | Huawei Technologies Co., Ltd. | Access network system with separated controlling and bearing and communication achieving method thereof |
| CN102624738A (en) * | 2012-03-28 | 2012-08-01 | 瑞斯康达科技发展股份有限公司 | Serial port server, protocol conversion chip and data transmission method |
| CN102638735A (en) * | 2012-04-13 | 2012-08-15 | 瑞斯康达科技发展股份有限公司 | Optical node device and business switching method thereof |
| CN202602694U (en) * | 2012-06-12 | 2012-12-12 | 江西省电力公司信息通信分公司 | Physical-isolation Ethernet switch |
Cited By (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103731203A (en) * | 2013-11-15 | 2014-04-16 | 成都市宏山科技有限公司 | EPON device networking structure with anti-thunder function |
| CN103746746A (en) * | 2013-12-11 | 2014-04-23 | 上海斐讯数据通信技术有限公司 | Business system of network device |
| CN103746746B (en) * | 2013-12-11 | 2017-12-19 | 上海斐讯数据通信技术有限公司 | A kind of operation system of the network equipment |
| CN107104842A (en) * | 2017-05-23 | 2017-08-29 | 信联安宝（北京）科技有限公司 | The discrete integrated wireless management interchanger of power supply |
| CN107104842B (en) * | 2017-05-23 | 2022-11-04 | 信联安宝（北京）科技有限公司 | Integrated wireless management switch with discrete power supplies |
| CN107402899A (en) * | 2017-08-02 | 2017-11-28 | 湖南利能科技股份有限公司 | A kind of extended method of IIC interfaces |
| CN111163379A (en) * | 2019-12-31 | 2020-05-15 | 博为科技有限公司 | Communication method and multi-user residential unit MDU |
| CN115297187A (en) * | 2022-07-12 | 2022-11-04 | 重庆大学 | Conversion device and cluster system of network communication protocol and bus protocol |
| CN115297187B (en) * | 2022-07-12 | 2023-11-17 | 重庆大学 | Conversion device of network communication protocol and bus protocol and cluster system |
Also Published As
| Publication number | Publication date |
|---|---|
| CN103179054B (en) | 2016-01-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN103179054B (en) | For control panel and the control method of optical network unit | |
| US5574722A (en) | Protocol independent switch | |
| CN103379005B (en) | A kind of optical line terminal equipment and its implementation | |
| CN201893783U (en) | Homeplug | |
| CN104244117B (en) | The Cascading Methods and system of optical network unit | |
| CN107395525A (en) | A kind of rapidIO network exchange methods of VPX power boards | |
| CN103716092A (en) | Networking system and communication method for bidirectional optical fiber communication in bus network | |
| US9215517B2 (en) | Switching Clos network universal element | |
| CN102916746A (en) | Passive optical network and optical network unit optical module thereof | |
| CN210867765U (en) | Remote control network switch | |
| CN106101028B (en) | Ethernet switch and power receiving and supplying circuit thereof | |
| CN103532631A (en) | Pluggable GPON ONU (Gigabit Passive Optical Network Optical Network Unit) for local area network switch system | |
| CN216673008U (en) | Data aggregation system with high-bandwidth power carrier communication mode | |
| CN210895111U (en) | EtherCAT-TSN industrial Ethernet control system | |
| CN102089750B (en) | System to connect a serial SCSI array controller to a storage area network | |
| CN204945691U (en) | A kind of C4 bus | |
| CN203522787U (en) | 16-path integrated network management optical switch | |
| CN201919016U (en) | Device for implementing rapid spanning tree protocol (RSTP) in Ethernet passive optical network (EPON) system | |
| CN203057154U (en) | Manageable gigabit optical-interface access layer device based on packet transport network | |
| CN110941248A (en) | EtherCAT-TSN industrial Ethernet control system | |
| CN202435545U (en) | Novel ONU (Optical Network Unit) device based on EPON (Ethernet Passive Optical Network) system | |
| CN202679373U (en) | Ethernet optical network terminal equipment | |
| CN201278534Y (en) | Customer end equipment | |
| CN216016897U (en) | Module circuit of 8-port OLT | |
| CN213659439U (en) | PCI-CAN bus interface card |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20160120 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |