CN103106174A - Complex system on-chip (SOC) communication method - Google Patents
Complex system on-chip (SOC) communication method Download PDFInfo
- Publication number
- CN103106174A CN103106174A CN201110351327XA CN201110351327A CN103106174A CN 103106174 A CN103106174 A CN 103106174A CN 201110351327X A CN201110351327X A CN 201110351327XA CN 201110351327 A CN201110351327 A CN 201110351327A CN 103106174 A CN103106174 A CN 103106174A
- Authority
- CN
- China
- Prior art keywords
- communication
- module
- chip
- modules
- interconnect
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Landscapes
- Data Exchanges In Wide-Area Networks (AREA)
Abstract
The invention discloses a complex system on-chip (SOC) communication method which comprises that a complex SOC part with a plurality of interconnection modules and a plurality of processing modules divides the modules into different communication groups to achieve grouping communication among the modules, the processing modules send information based on service with the interconnection modules and are in communication with other processing modules, each interconnection module has a label, a plurality of interconnection modules with the same labels form a communication group, the interconnection modules in the communication groups are adjacent, when the processing modules in the communication groups are in communication, only the interconnection modules in the communication groups are used for information sending, and communication between two communication groups can only achieved by appointed processing modules in the two communication groups. According to the complex SOC communication method, when processing units in the SOC part are in communication, transmission efficiency and transmission reliability can be guaranteed.
Description
Technical field
The present invention relates to technical field of integrated circuits, particularly the chip-on communication method of complicated SOC a kind of.
Background technology
The fast development of semiconductor fabrication process makes on chip can integrated more massive hardware resource, interconnect module on chip can solve the communication issue of a plurality of processing modules in chip, make from the design based on calculating and change into based on the design of communicating by letter, and realize extendible communication construction.Compare and traditional interconnection and based on network interconnection based on bus, the latter adopts the mode of Packet routing to carry out communication in sheet between the multiprocessing processing module, thereby has overcome the various bottleneck problems of being brought by bus interconnection.
Summary of the invention
The technical matters that (one) will solve
In view of this, fundamental purpose of the present invention is to provide a kind of communication means that possesses the packet communication ability for the multi-processing module chip.Numerous processing modules in complicated SOC are divided into a plurality of groups, realize utilizing thus the different task of the concurrent execution of these processing modules, carry out same task processing modules implement communication means in a kind of group, and also provide communication means between a kind of group for the processing module that belongs to the different communication group simultaneously.The simple group technology communication of the method utilization can be so that the processing unit in complicated SOC can guarantee transfer efficiency and transmission reliability when communicating.
(2) technical scheme
For achieving the above object, the invention provides the chip-on communication method of complicated SOC a kind of, comprise: the complicated SOC with a plurality of interconnect modules and a plurality of processing modules, each node of interconnect module is connecting a processing module, the operations such as the computing of processing module execution chip and control, and interconnect module couples together each processing module, as the passage of transmission of information between processing module.Demand according to concurrent running task in chip, utilize interconnect module and processing module in processor, dividing all processing modules is different communication set, realizes packet communication, and will communicate by letter according to processing module whether belong to same communication set be divided into the group in communication and the group between communicate by letter.When processing module need to send information to other processing modules, information is submitted to the processing module that is attached thereto.Comprise a label in interconnect module, the affiliated communication set of processing module that is used for identification self and is attached thereto.SOC consists of a communication set at the interconnect module that need to use of initial phase collection communication of communication, and the label of these interconnect modules is set to a label value that is different from other communication set, realizes thus distinguishing different communication set.Interconnect module can be used for the information that need to transmit to other interconnect module forward process modules; Interconnect module can judge whether the information of transmission belongs to the processing module that is attached thereto; Interconnect module can judge that the information of transmission forwards to the interconnect module which is attached thereto.When communicating by letter between the processing module in communication set, utilization belongs to this communication set interconnect module and communicates transmission, does not allow to utilize the interconnect module that does not belong to this communication set to carry out the information transmission.Communication between communication set can only be by two communication set processing module sending and receiving of appointment separately, and this communication mode can utilize the interconnect module that belongs to the different communication group to carry out the information transmission.
(3) beneficial effect
Can find out from technique scheme, the present invention has following beneficial effect:
1. the chip-on communication method of complicated SOC provided by the invention can realize multi-processing module packet communication in chip, has simplified the complexity of communication, can avoid the Communication Jamming between each communication set.
2. when the chip-on communication method of complicated SOC provided by the invention provides processing module that chip is divided into the different communication group to communicate according to the needs of task, a kind of reliable component communication method is provided, and can have simplified the complexity of communication.
Description of drawings
Below by for example and the accompanying drawing that is not construed as limiting the present invention is described, in figure, the represented meaning of identical label is identical.
Fig. 1 is the multi-processing module chip schematic diagram that typically has the packet communication function
Fig. 2 is the process flow diagram of transmission of information between the different communication grouping
Embodiment
For making the purpose, technical solutions and advantages of the present invention clearer, below in conjunction with specific embodiment, and with reference to accompanying drawing, the present invention is described in more detail.
Suppose to need a complicated SOC can realize the functions such as GPS location, multimedia coding, multimedia decoding and Bluetooth communication; Wherein GPS need to use signal processing function, map display function, navigation feature, and thus, GPS need to use several processing modules implement functions; And multi-media decoding and encoding is encoded, is decoded for the different-format video, need to use several processing modules equally; Bluetooth communication, based on embedded OS control that the GPS map shows and decoding after the functions such as image player also need utilize some processing modules such as embedded CPU module; For coordinating the concurrent execution of the functions such as GPS location, multi-media decoding and encoding, the conflict when avoiding class such as read-write to be stored in the cartographic information of memory chip and video file, each functional part needs to intercom mutually, co-ordination.Fig. 1 has described the complicated SOC schematic diagram that typically has the multi-processing module of packet communication function that the chip-on communication method design that utilizes complicated SOC of the present invention realizes completing above-mentioned functions.As shown in Figure 1, a plurality of interconnect modules are arranged with the form of two-dimensional grid and are interconnected, and each interconnect module 105 connecting a processing module 106, pass through communication pipe 106 between interconnect module interconnected.The two-dimensional grid of 4x4 is divided into three communication set 101,102 and 103, is respectively used to complete the tasks such as GPS location, multimedia video encoding and decoding, bluetooth and embedded OS operation.At the initial phase of carrying out these tasks, divide communication set, then indicate the label in interconnect module, be denoted as 3 groups of different labels, can identify thus different modules and whether belong to same communication set.Three communication set have the processing module of varying number, and each interior device of communication set is all adjacent, and between the processing module in communication set, communication cannot utilize the interior interconnect module of other communication set thus.Suppose to communicate by letter when between the processing module that is numbered P03 and P22 that belongs to 102 communication set together, at first the P03 processing module passes to information interconnect module 105, this information has comprised the information of transmitting between processing module, the address information that has comprised simultaneously the purpose processing module, the path of information flow that interconnect module can be suitable according to this address Information Selection thus, in information exchanging process, do not allow to belong to by the path of information flow utilization as shown in 107 N02 and the N12 interconnect module of 101 communication set, and can only an interconnect module through N13.
Fig. 2 utilizes the chip-on communication method of complicated SOC of the present invention to realize the process flow diagram of transmission of information between the different communication grouping.For realizing communicating by letter between communication set, at first be to divide different processing modules according to the demand of parallel running task in complicated SOC, set up communication set 201, the process of setting up communication set namely configures the process of the label in interconnect module, and identical communication set has identical label.After communication set is set up, required processing module 202 in the time of need to referring to communication between the different communication group, thus, the information transmission of this disposal plant is not subjected to cross over the restriction of different communication group.And then two communication set can utilize two processing modules to communicate 203,205.That is as carry out the processing module of GPS location and the processing module of operation system belongs to different communication set, be co-ordination, realize that the GPS locating information shows on screen, just need these two communication set to intercom mutually, the locating information of upgrading each time can be presented on screen.When this complicated SOC no longer needs to complete the GPS positioning function, when namely the communication set that forms of the involved processing module in GPS location does not need to exist again, empty the label in interconnect module, thus, can utilize the new communication set of these vacant module creations.
Claims (8)
1. the chip-on communication method of a complicated SOC, it is characterized in that: the complicated SOC with a plurality of interconnect modules and a plurality of processing modules is the packet communication that different communication set realizes intermodule with Module Division, utilize interconnect module and processing module in processor, dividing module is different communication set, realize packet communication, communicate by letter between can organizing interior communication and organizing.
2. the chip-on communication method of complicated SOC according to claim 1, is characterized in that, each node of interconnect module is connecting a processing module.
3. the chip-on communication method of complicated SOC according to claim 1, is characterized in that, when processing module need to send information to other processing modules, information is submitted to the processing module that is attached thereto.
4. the chip-on communication method of complicated SOC according to claim 1, is characterized in that, comprises a label in described interconnect module, the affiliated communication set of processing module that is used for identification self and is attached thereto.
5. the chip-on communication method of complicated SOC according to claim 1, it is characterized in that, the interconnect module that SOC need to use at the initial phase collection communication of communication consists of a communication set, and the label of these interconnect modules is set to a label value that is different from other communication set, realizes thus distinguishing different communication set.
6. the chip-on communication method of complicated SOC according to claim 1, is characterized in that, interconnect module can be used for the information that need to transmit to other interconnect module forward process modules; Interconnect module can judge whether the information of transmission belongs to the processing module that is attached thereto; Interconnect module can judge that the information of transmission forwards to the interconnect module which is attached thereto.
7. the chip-on communication method of complicated SOC according to claim 1, it is characterized in that, can utilize during communication between the processing module in communication set to belong to this communication set interconnect module and communicate transmission, not allow to utilize the interconnect module that does not belong to this communication set to carry out the information transmission.
8. the chip-on communication method of complicated SOC according to claim 1, it is characterized in that, communication between communication set can only be by two communication set processing module sending and receiving of appointment separately, and this communication mode can utilize the interconnect module that belongs to the different communication group to carry out the information transmission.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201110351327XA CN103106174A (en) | 2011-11-09 | 2011-11-09 | Complex system on-chip (SOC) communication method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201110351327XA CN103106174A (en) | 2011-11-09 | 2011-11-09 | Complex system on-chip (SOC) communication method |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN103106174A true CN103106174A (en) | 2013-05-15 |
Family
ID=48314044
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201110351327XA Pending CN103106174A (en) | 2011-11-09 | 2011-11-09 | Complex system on-chip (SOC) communication method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN103106174A (en) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2016055004A1 (en) * | 2014-10-10 | 2016-04-14 | Huawei Technologies Co., Ltd. | System and method for system on a chip |
| CN108304343A (en) * | 2018-02-08 | 2018-07-20 | 深圳市德赛微电子技术有限公司 | A kind of chip-on communication method of complexity SOC |
| US10496622B2 (en) | 2015-10-09 | 2019-12-03 | Futurewei Technologies, Inc. | System and method for real-time data warehouse |
| US10783160B2 (en) | 2015-10-09 | 2020-09-22 | Futurewei Technologies, Inc. | System and method for scalable distributed real-time data warehouse |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH09330304A (en) * | 1996-06-05 | 1997-12-22 | Internatl Business Mach Corp <Ibm> | Method for determining communication schedule between processors |
| KR100690557B1 (en) * | 2003-07-25 | 2007-03-09 | 인터내셔널 비지네스 머신즈 코포레이션 | Self-contained processor subsystem as component for system-on-chip design |
| EP0726663B1 (en) * | 1995-02-07 | 2007-03-28 | Hitachi, Ltd. | Information processing system and communication method |
| CN102075578A (en) * | 2011-01-19 | 2011-05-25 | 南京大学 | Distributed storage unit-based hierarchical network on chip architecture |
| CN102158380A (en) * | 2011-02-21 | 2011-08-17 | 南京大学 | Multi-cluster network-on-chip architecture based on statistic time division multiplexing technology |
-
2011
- 2011-11-09 CN CN201110351327XA patent/CN103106174A/en active Pending
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0726663B1 (en) * | 1995-02-07 | 2007-03-28 | Hitachi, Ltd. | Information processing system and communication method |
| JPH09330304A (en) * | 1996-06-05 | 1997-12-22 | Internatl Business Mach Corp <Ibm> | Method for determining communication schedule between processors |
| KR100690557B1 (en) * | 2003-07-25 | 2007-03-09 | 인터내셔널 비지네스 머신즈 코포레이션 | Self-contained processor subsystem as component for system-on-chip design |
| CN102075578A (en) * | 2011-01-19 | 2011-05-25 | 南京大学 | Distributed storage unit-based hierarchical network on chip architecture |
| CN102158380A (en) * | 2011-02-21 | 2011-08-17 | 南京大学 | Multi-cluster network-on-chip architecture based on statistic time division multiplexing technology |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2016055004A1 (en) * | 2014-10-10 | 2016-04-14 | Huawei Technologies Co., Ltd. | System and method for system on a chip |
| US10496622B2 (en) | 2015-10-09 | 2019-12-03 | Futurewei Technologies, Inc. | System and method for real-time data warehouse |
| US10783160B2 (en) | 2015-10-09 | 2020-09-22 | Futurewei Technologies, Inc. | System and method for scalable distributed real-time data warehouse |
| CN108304343A (en) * | 2018-02-08 | 2018-07-20 | 深圳市德赛微电子技术有限公司 | A kind of chip-on communication method of complexity SOC |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US11893424B2 (en) | Training a neural network using a non-homogenous set of reconfigurable processors | |
| CN105051706B (en) | The equipment of operation for the low-power PHY with PCIE protocol stacks, method and system | |
| CN100570594C (en) | On parallel computer, carry out full method of operating and the system of collecting | |
| US20220198114A1 (en) | Dataflow Function Offload to Reconfigurable Processors | |
| CN105793715B (en) | Interconnect retimer enhancing | |
| CN107278299A (en) | The functional methods, devices and systems of secondary bus are realized via reconfigurable virtual switch | |
| CN111630505B (en) | Deep learning accelerator system and method thereof | |
| CN104284079B (en) | Space remote sensing digital image recognition device | |
| CN101140556A (en) | Method and device for realizing accessing multiple I2C slave device by programmable device | |
| JP6092971B2 (en) | Architecture for on-die interconnects | |
| CN102664779B (en) | CAN bus data transmitting method | |
| CN110275850A (en) | The calculation method and device of space-based supercomputer platform | |
| CN104156333A (en) | FPGA-based UART multi-interface extension system and method | |
| CN104778025A (en) | Circuit structure of first-in first-out memory based on random access memory | |
| CN103106174A (en) | Complex system on-chip (SOC) communication method | |
| CN209149287U (en) | Big data operation acceleration system | |
| CN104699654A (en) | Interconnection adapting system and method based on CHI on-chip interaction bus and QPI inter-chip interaction bus | |
| CN108563501A (en) | The interrupt requests method and device of dynamic reconfigurable high-speed serial bus | |
| CN104243536A (en) | Semi-physical simulation system of high-speed train control network | |
| CN208638364U (en) | A kind of LVDS bus detection system based on Ethernet | |
| US9367493B2 (en) | Method and system of communicating between peer processors in SoC environment | |
| CN115758989A (en) | Method and system for repairing digital chip layout design rule time sequence violation | |
| CN104834629A (en) | Bus type central processing unit | |
| CN111260046B (en) | Operation method, device and related product | |
| CN111258641B (en) | Operation method, device and related product |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| DD01 | Delivery of document by public notice |
Addressee: Xie Min Document name: Notification of Passing Examination on Formalities |
|
| C02 | Deemed withdrawal of patent application after publication (patent law 2001) | ||
| WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20130515 |