CN103021880A - 半导体装置的制造方法 - Google Patents
半导体装置的制造方法 Download PDFInfo
- Publication number
- CN103021880A CN103021880A CN2011103482515A CN201110348251A CN103021880A CN 103021880 A CN103021880 A CN 103021880A CN 2011103482515 A CN2011103482515 A CN 2011103482515A CN 201110348251 A CN201110348251 A CN 201110348251A CN 103021880 A CN103021880 A CN 103021880A
- Authority
- CN
- China
- Prior art keywords
- aforementioned
- resin
- holder
- semiconductor device
- manufacture method
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/191—Disposition
- H01L2924/19101—Disposition of discrete passive components
- H01L2924/19107—Disposition of discrete passive components off-chip wires
Landscapes
- Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
Abstract
Description
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201110348251.5A CN103021880B (zh) | 2011-09-22 | 2011-09-22 | 半导体装置的制造方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201110348251.5A CN103021880B (zh) | 2011-09-22 | 2011-09-22 | 半导体装置的制造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN103021880A true CN103021880A (zh) | 2013-04-03 |
CN103021880B CN103021880B (zh) | 2015-07-08 |
Family
ID=47970342
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201110348251.5A Active CN103021880B (zh) | 2011-09-22 | 2011-09-22 | 半导体装置的制造方法 |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN103021880B (zh) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN109817768A (zh) * | 2018-11-09 | 2019-05-28 | 海迪科(南通)光电科技有限公司 | 一种csp光源的分离方法 |
CN110690126A (zh) * | 2019-09-26 | 2020-01-14 | 厦门市三安集成电路有限公司 | 一种对抗基板弯曲的方法和滤波器产品的封装工艺 |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1606152A (zh) * | 2003-10-07 | 2005-04-13 | 罗姆股份有限公司 | 半导体装置及其制造方法 |
CN1681097A (zh) * | 2004-04-09 | 2005-10-12 | 株式会社东芝 | 半导体芯片安装体的制造方法和半导体芯片安装体 |
CN1750246A (zh) * | 2004-09-15 | 2006-03-22 | 精工爱普生株式会社 | 半导体装置的安装方法、半导体装置及其安装结构 |
EP1857270A1 (en) * | 2006-05-17 | 2007-11-21 | Curwood, Inc. | Myoglobin blooming agent, films, packages and methods for packaging |
US20090298228A1 (en) * | 2008-05-27 | 2009-12-03 | Takao Sato | Method for manufacturing a semiconductor device |
-
2011
- 2011-09-22 CN CN201110348251.5A patent/CN103021880B/zh active Active
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1606152A (zh) * | 2003-10-07 | 2005-04-13 | 罗姆股份有限公司 | 半导体装置及其制造方法 |
CN1681097A (zh) * | 2004-04-09 | 2005-10-12 | 株式会社东芝 | 半导体芯片安装体的制造方法和半导体芯片安装体 |
CN1750246A (zh) * | 2004-09-15 | 2006-03-22 | 精工爱普生株式会社 | 半导体装置的安装方法、半导体装置及其安装结构 |
EP1857270A1 (en) * | 2006-05-17 | 2007-11-21 | Curwood, Inc. | Myoglobin blooming agent, films, packages and methods for packaging |
US20090298228A1 (en) * | 2008-05-27 | 2009-12-03 | Takao Sato | Method for manufacturing a semiconductor device |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN109817768A (zh) * | 2018-11-09 | 2019-05-28 | 海迪科(南通)光电科技有限公司 | 一种csp光源的分离方法 |
CN109817768B (zh) * | 2018-11-09 | 2021-08-27 | 海迪科(南通)光电科技有限公司 | 一种csp光源的分离方法 |
CN110690126A (zh) * | 2019-09-26 | 2020-01-14 | 厦门市三安集成电路有限公司 | 一种对抗基板弯曲的方法和滤波器产品的封装工艺 |
Also Published As
Publication number | Publication date |
---|---|
CN103021880B (zh) | 2015-07-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP7265052B2 (ja) | 性能を向上させたウエハレベルパッケージ | |
US8293583B2 (en) | Method for manufacturing semiconductor device | |
US6762074B1 (en) | Method and apparatus for forming thin microelectronic dies | |
KR101997487B1 (ko) | Ic 패키지용 고밀도 필름 | |
KR20140044879A (ko) | 코팅 후 그라인딩 전 다이싱 | |
KR20100060867A (ko) | 웨이퍼 레벨 패키지의 제조방법 | |
KR101690051B1 (ko) | 집적 회로 패키지를 위한 노출된 솔더링 가능한 열 확산기 | |
US9281182B2 (en) | Pre-cut wafer applied underfill film | |
JP2013505559A (ja) | ウエハにチップを結合する方法 | |
JP2012015191A5 (zh) | ||
CN103021880B (zh) | 半导体装置的制造方法 | |
WO2014078130A1 (en) | Semiconductor device package with a die to interposer wafer first bond | |
WO2020087594A1 (zh) | 使用可光刻键合材料的晶圆级封装方法 | |
KR20210120914A (ko) | 반도체 패키지 제조 방법 | |
CN111916359B (zh) | 半导体封装方法及半导体封装结构 | |
US20170178993A1 (en) | Electronic component and methods of manufacturing the same | |
TW201929103A (zh) | 封裝結構及其製造方法 | |
TWI721898B (zh) | 半導體封裝結構 | |
JP2008016606A (ja) | 半導体装置及びその製造方法 | |
CN111668122B (zh) | 半导体封装方法 | |
CN111599694B (zh) | 半导体封装方法 | |
JP7172022B2 (ja) | 半導体装置の製造方法 | |
CN103378015B (zh) | 半导体芯片与封装结构以及其形成方法 | |
TW202046413A (zh) | 形成半導體封裝的方法 | |
TW200950049A (en) | Semiconductor package device, semiconductor package structure, and method for fabricating the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
TR01 | Transfer of patent right |
Effective date of registration: 20170810 Address after: Tokyo, Japan Patentee after: TOSHIBA MEMORY Corp. Address before: Tokyo, Japan Patentee before: Toshiba Corp. |
|
TR01 | Transfer of patent right | ||
CP01 | Change in the name or title of a patent holder |
Address after: Tokyo, Japan Patentee after: TOSHIBA MEMORY Corp. Address before: Tokyo, Japan Patentee before: Japanese businessman Panjaya Co.,Ltd. Address after: Tokyo, Japan Patentee after: Kaixia Co.,Ltd. Address before: Tokyo, Japan Patentee before: TOSHIBA MEMORY Corp. |
|
CP01 | Change in the name or title of a patent holder | ||
TR01 | Transfer of patent right |
Effective date of registration: 20220113 Address after: Tokyo, Japan Patentee after: Japanese businessman Panjaya Co.,Ltd. Address before: Tokyo, Japan Patentee before: TOSHIBA MEMORY Corp. |
|
TR01 | Transfer of patent right |