CN102955724A - BIOS (basic input output system) test fixture and method using same for BIOS test - Google Patents
BIOS (basic input output system) test fixture and method using same for BIOS test Download PDFInfo
- Publication number
- CN102955724A CN102955724A CN 201110246248 CN201110246248A CN102955724A CN 102955724 A CN102955724 A CN 102955724A CN 201110246248 CN201110246248 CN 201110246248 CN 201110246248 A CN201110246248 A CN 201110246248A CN 102955724 A CN102955724 A CN 102955724A
- Authority
- CN
- China
- Prior art keywords
- bios
- south bridge
- bridge chip
- pin
- led
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Abstract
A BIOS (basic input output system) test fixture is used for being connected with and testing a BIOS starting module, and the BIOS starting module is provided with a BMC (baseboard management controller), a main BIOSROM (basic input output system read only memory), a back-up BIOSROM and a south bridge chip. The BIOS test fixture comprises a switch, a main BIOS file, a back-up BIOS file, a BMC chip, a first LED and a second LED. The main BIOS file and the back-up BIOS file are connected with the switch and the BMC chip respectively. The switch selects the main BIOS file or the back-up BIOS file to enable the south bridge chip to switch the BIOS. When being loaded with the main BIOSROM, the south bridge chip drives the first LED to be on and the second LED to be off. When being loaded with the back-up BIOSROM through the BMC, the south bridge chip drives the second LED to be on and the first LED to be off. Besides, the invention provides a method using the BIOS test fixture for BIOS test.
Description
Technical field
The present invention relates to a kind of electronic equipment measurement jig and method of testing, relate in particular to a kind of Basic Input or Output System (BIOS) (Basic Input Output System, BIOS) measurement jig and use it to carry out the method for BIOS test.
Background technology
BIOS is cured to the program on the mainboard in the computing machine, and major function provides the bottom, the most direct hardware setting and control for computing machine.BIOS generally includes main BIOS(Primary BIOS) and back-up BIOS (Backup BIOS), the two stores identical program.When main BIOS goes wrong, can switch to back-up BIOS and continue the operation corresponding program, the assurance system normally moves.Usually when producing mainboard, need to test main BIOS and back-up BIOS, confirm whether its function whether can normally switch mutually by intact reaching.
See also Fig. 1, one existing BIOS starts module 100a and comprises baseboard management controller (Baseboard Management Controller, BMC) 10a, back-up BIOS ROM20a, main BIOS ROM30a, South Bridge chip 40a, universal input output device (General Purpose Input Output Device, GPIO Device) 50a, the first CPLD (Complex Programmable Logic Device, CPLD) 60a and the second CPLD (CPLD) 70a.Described back-up BIOS ROM20a is connected to BMC10a, BMC10a is electrically connected to GPIO equipment 50a, the one CPLD60a and the 2nd CPLD70a all are connected between this GPIO equipment 50a and this South Bridge chip 40a, South Bridge chip 40a is electrically connected to GPIO equipment 50a, in addition, South Bridge chip 40a is electrically connected to BMC10a.Main BIOS ROM30a is connected to South Bridge chip 40a.
Under general Linux operating environment, South Bridge chip 40a is that acquiescence starts from main BIOS ROM30a.If will between main BIOS and back-up BIOS, switch then each all necessary first accessing systems that switches, making South Bridge chip 40a start to switch to from back-up BIOS ROM20a from main BIOS ROM30a starts, reach from back-up BIOS ROM20 startup and switch to from main BIOS ROM30 startup, to detect between main BIOS and the back-up BIOS whether can finish two-way switching.In test process, need to repeatedly sign in to the program that operating system is selected the main BIOS of operation or back-up BIOS, operation steps is comparatively loaded down with trivial details, also expends the more test duration.
Summary of the invention
In view of above content, be necessary to provide a kind of and can control the BIOS measurement jig that main BIOS and back-up BIOS switch mutually, easy to operate and save the test duration when making system do the BIOS test.
A kind of BIOS measurement jig is used for access and tests a BIOS starting module, and this BIOS starts module and has BMC, main BIOS ROM, back-up BIOS ROM, a CPLD, the 2nd CPLD and South Bridge chip.This BIOS measurement jig comprises change-over switch, main BIOS shelves, back-up BIOS shelves, BMC chip, a LED and the 2nd LED; This change-over switch is electrically connected to back-up BIOS shelves and main BIOS shelves and can optionally main BIOS shelves or back-up BIOS shelves be electrically connected with extraneous foundation, and these main BIOS shelves and back-up BIOS shelves and BMC chip are electrically connected; Change-over switch selects main BIOS shelves or back-up BIOS shelves to make South Bridge chip switch BIOS; South Bridge chip is electrically connected to a LED and the 2nd LED; When South Bridge chip loaded main BIOS ROM, it is bright that South Bridge chip drives a LED, and the 2nd LED extinguishes; When South Bridge chip loaded back-up BIOS ROM by BMC, it is bright that South Bridge chip drives the 2nd LED, and a LED extinguishes.
Use this BIOS measurement jig to carry out BIOS when test, this BIOS measurement jig sends directly that main BIOS ROM is controlled in order and back-up BIOS ROM finishes mutual switching.And know that from the state of a LED and the 2nd LED South Bridge chip selects main BIOS ROM or back-up BIOS ROM.In whole BIOS test process, need not repeatedly sign in to operating system, simplified operation steps, also reduced the corresponding test duration.
Description of drawings
Fig. 1 is the connection layout that existing BIOS starts module.
Fig. 2 is the BIOS measurement jig module map of preferred embodiment of the present invention.
Fig. 3 is the connection layout that the BIOS measurement jig access BIOS of preferred embodiment of the present invention starts module.
Fig. 4 is the process flow diagram that uses the BIOS method of testing of this BIOS measurement jig.
The main element symbol description
| BIOS starts module | 100 |
| BMC | 10 |
| Back-up BIOS ROM | 20 |
| Main BIOS ROM | 30 |
| South Bridge chip | 40 |
| GPIO equipment | 50 |
| The one CPLD | 60 |
| The 2nd CPLD | 70 |
| The |
200 |
| Change-over |
220 |
| |
230 |
| The back- |
240 |
| The BMC |
250 |
| The one |
211 |
| The |
212 |
Following embodiment further specifies the present invention in connection with above-mentioned accompanying drawing.
Embodiment
See also Fig. 2 and Fig. 3, the BIOS measurement jig 200 of preferred embodiment of the present invention can be used for testing the BIOS handoff functionality that an existing BIOS starts module 100.This BIOS measurement jig 200 comprises change-over switch 220, main BIOS shelves 230, back-up BIOS shelves 240, BMC chip 250, a LED211 and the 2nd LED212.This change-over switch 220 is electrically connected to main BIOS shelves 230 and back-up BIOS shelves 240 and can optionally main BIOS shelves 230 or back-up BIOS shelves 240 be electrically connected with extraneous foundation.Main BIOS shelves 230 and back-up BIOS shelves 240 are electrically connected with BMC chip 250.This BIOS measurement jig also comprises the first pin 201, the second pin 202 and the 3rd pin 203.
See also Fig. 3, this BIOS starts module 100 and comprises BMC10, back-up BIOS ROM20, main BIOS ROM30, South Bridge chip 40, GPIO equipment 50, a CPLD60 and the 2nd CPLD70.Described BMC10 is electrically connected to back-up BIOS ROM20 and GPIO equipment 50, the one CPLD60 and the 2nd CPLD70 all are connected between this GPIO equipment 50 and this South Bridge chip the first pin 41 and South Bridge chip the 3rd pin 43, South Bridge chip the second pin 42 is electrically connected to GPIO equipment 50, in addition, South Bridge chip the 4th pin 44 is electrically connected to main BIOS ROM30, and South Bridge chip the 5th pin 45 is electrically connected to BMC10.
When using the BIOS handoff functionality of BIOS measurement jig 200 test b ios boot modules 100, the first pin 201 of described BIOS measurement jig 200 is electrically connected to a CPLD60, the second pin 202 is electrically connected to the 2nd CPLD70, the 3rd pin 203 is electrically connected to South Bridge chip the second pin 42, the one LED211 is electrically connected to South Bridge chip the 4th pin 44, the two LED212 and is electrically connected to South Bridge chip the 5th pin 45.When a LED211 and the 2nd LED212 access high level, its state is bright; When a LED211 and the 2nd LED212 access low level, its state is for extinguishing.
When carrying out the BIOS test, South Bridge chip 40 acquiescences start from main BIOS ROM30, during startup, the 4th pin 44 of South Bridge chip 40 is high level, it is connected with main BIOS ROM30, and the 5th pin 45 of South Bridge chip 40 is low level, itself and the cut-off of communicating by letter of BMC10, it is bright that South Bridge chip 40 drives a LED211, and the 2nd LED212 extinguishes.
If will switch to back-up BIOS ROM20 from main BIOS ROM30, can select back-up BIOS shelves 240 by the change-over switch 220 of described BIOS measurement jig 200, and make the first pin 201 of back-up BIOS shelves 240 and BIOS measurement jig 200, the second pin 202 and the 3rd pin 203 are set up and are electrically connected, the BMC chip 250 of this BIOS measurement jig 200 sends two class signals, first kind signal sends to a CPLD60 and the 2nd CPLD70 by the first pin 201 and second pin 202 of BIOS measurement jig 200, triggers South Bridge chip the first pin 41 and South Bridge chip the 3rd pin 43 by a CPLD60 and the 2nd CPLD70 and South Bridge chip 40 is carried out restart action; The Equations of The Second Kind signal sends to the second pin 42 of South Bridge chip 40 by the 3rd pin 203 of BIOS measurement jig 200, make South Bridge chip 40 drag down the level of its 4th pin 44, namely allow the level of the 4th pin 44 change to low level from high level, thereby close communicating by letter of South Bridge chip 40 and main BIOS ROM30; Make South Bridge chip 40 draw high the level of its 5th pin 45, make the level of the 5th pin 45 change to high level from low level, thereby South Bridge chip 40 is communicated by letter with BMC10.After South Bridge chip 40 is restarted, the back-up BIOS ROM20 that it is electrically connected by loading and BMC10, thus South Bridge chip 40 is started from back-up BIOS ROM20.
After South Bridge chip 40 started from back-up BIOS ROM20, the 4th pin 44 of this South Bridge chip 40 was low level, and the 5th pin 45 is high level, and South Bridge chip 40 drives a LED211 and extinguishes, and the 2nd LED212 is bright.
If will switch to main BIOS ROM30 from back-up BIOS ROM20, can select main BIOS shelves 230 by the change-over switch 220 of described BIOS measurement jig 200, and make the first pin 201 of main BIOS shelves 230 and BIOS measurement jig 200, the second pin 202 and the 3rd pin 203 are set up and are electrically connected, the BMC chip 250 of this BIOS measurement jig 200 sends two class signals, first kind signal sends to a CPLD60 and the 2nd CPLD70 by the first pin 201 and second pin 202 of BIOS measurement jig 200, and the first pin 41 and the 3rd pin 43 that trigger South Bridge chip 40 by a CPLD60 and the 2nd CPLD70 make South Bridge chip 40 execution restart action; The Equations of The Second Kind signal sends to the second pin 42 of South Bridge chip 40 by the 3rd pin 203 of BIOS measurement jig 200, make South Bridge chip 40 draw high the level of its South Bridge chip the 4th pin 44, namely allow the level of the 4th pin 44 change to high level from low level, thereby make communicating by letter of South Bridge chip 40 and main BIOS ROM30; Make South Bridge chip 40 drag down the level of the 5th pin 45 of South Bridge chip 40, make the level of the 5th pin 45 change to low level from high level, thereby close communicating by letter of South Bridge chip 40 and BMC10.After South Bridge chip 40 was restarted, it loaded main BIOS ROM30, thereby South Bridge chip 40 is started from main BIOS ROM30.
After South Bridge chip 40 started from main BIOS ROM30, the 4th pin 44 of this South Bridge chip 40 was high level, and the 5th pin 45 is low level, and it is bright that South Bridge chip 40 drives a LED211, and the 2nd LED212 extinguishes.
Therefore when carrying out the BIOS test, the tester can be known the situation that South Bridge chip 40 selections from which kind of BIOS start from the light on and off state of a LED211 and the 2nd LED212.If a LED211 is bright, the 2nd LED212 extinguishes, and then represents the main BIOS ROM30 of South Bridge chip 40 selections; If a LED211 extinguishes, the 2nd LED212 is bright, then represents South Bridge chip 40 selection back-up BIOS ROM20.When needs switch BIOS, this BIOS measurement jig 200 makes its change-over switch 220 switch to main BIOS shelves 230 or back-up BIOS shelves 240, and transmit a signal to a CPLD60 and the 2nd CPLD70 by BMC chip 250 and remove to trigger South Bridge chip 40 and carry out and restart action, transmitted signal directly triggers South Bridge chip 40 and changes the open and-shut mode of its 4th pin 44 and the 5th pin 45, thereby makes South Bridge chip 40 select main BIOS ROM30 or back-up BIOS ROM20.In whole BIOS test process, need not repeatedly sign in to the program that operating system removes to select to move main BIOS30 or back-up BIOS 20, simplified operation steps, also reduced the corresponding test duration.
See also Fig. 4, a kind of method of using this BIOS measurement jig 200 to carry out the BIOS test comprises the steps:
Step S11, described BIOS measurement jig 200 is provided, BIOS measurement jig 200 is linked into BIOS starts module 100, this BIOS measurement jig 200 comprises change-over switch 220, main BIOS shelves 230, back-up BIOS shelves 240, BMC chip 250, the first pin 201, the second pin 202, the 3rd pin 203, a LED211 and the 2nd LED212.Described the first pin 201 and the second pin 202 are electrically connected to respectively a CPLD60 and the 2nd CPLD70, the 3rd pin 203 is electrically connected to the second pin 42, the one LED211 of South Bridge chip 40 and the 4th pin 44 that the 2nd LED212 is electrically connected to respectively South Bridge chip 40.Change-over switch 220 is electrically connected to main BIOS shelves 230 and back-up BIOS shelves 240 and can optionally main BIOS shelves 230 or back-up BIOS shelves 240 be electrically connected with extraneous foundation.Main BIOS shelves 230 and back-up BIOS shelves 240 are electrically connected with BMC chip 250.
Step S12 starts this BIOS and starts module 100, and South Bridge chip 40 acquiescences are selected to start from main BIOS ROM30.
Step S13, whether the state of judging described two LED is that a LED211 is bright, the 2nd LED212 extinguishes, if not, then execution in step S18 represents that it is not to start from main BIOS ROM30 that this BIOS starts module 100, judges that this BIOS starts module 100 not by test, if, execution in step S14 then.
Step S14, South Bridge chip 40 is switched to back-up BIOS ROM20 from main BIOS ROM30, the change-over switch 220 of described BIOS measurement jig 200 switches to back-up BIOS shelves 240, and its BMC chip 250 transmitted signals are restarted South Bridge chip 40 and loaded back-up BIOS ROM20.
Step S15, South Bridge chip 40 is restarted, whether the state of judging described two LED is that a LED211 extinguishes, the 2nd LED212 is bright, if not, and execution in step S18 then, represent that this BIOS starts module 100 and can not realize the normally switching from main BIOS ROM30 to back-up BIOS ROM20, judge that this BIOS starts module 100 by test, if, execution in step S16 then.
Step S16, South Bridge chip 40 is switched to main BIOS ROM30 from back-up BIOS ROM20, the change-over switch 220 of described BIOS measurement jig 200 switches to main BIOS shelves 230, and its BMC chip 250 transmitted signals are restarted South Bridge chip 40 and loaded main BIOS ROM30.
Step S17, South Bridge chip 40 is restarted, whether the state of judging described two LED is that a LED211 is bright, the 2nd LED212 extinguishes, if not, execution in step S18 then, represent that this BIOS starts module 100 and can not realize normal switching from back-up BIOS ROM20 to main BIOS ROM30, judge that this BIOS starts module 100 not by test, if, then execution in step S19 represents that this BIOS starts module 100 and can realize the normally mutual switching from back-up BIOS ROM20 to main BIOS ROM30, judges that this BIOS starts module 100 by test.
It should be noted last that, above embodiment is only unrestricted in order to technical scheme of the present invention to be described, although with reference to preferred embodiment the present invention is had been described in detail, those of ordinary skill in the art is to be understood that, can make amendment or be equal to replacement technical scheme of the present invention, and not break away from the spirit and scope of technical solution of the present invention.
Claims (8)
1. BIOS measurement jig, be used for access and test a BIOS starting module, this BIOS starts module and has BMC, main BIOS ROM, back-up BIOS ROM, the one CPLD, the 2nd CPLD and South Bridge chip is characterized in that: this BIOS measurement jig comprises change-over switch, main BIOS shelves, back-up BIOS shelves, BMC chip, a LED and the 2nd LED; This change-over switch is electrically connected to the back-up BIOS shelves and main BIOS shelves also can be optionally with main BIOS shelves or back-up BIOS shelves and a CPLD, the 2nd CPLD and South Bridge chip are set up and are electrically connected, and these main BIOS shelves and back-up BIOS shelves and BMC chip are electrically connected; Change-over switch selects main BIOS shelves or back-up BIOS shelves to make South Bridge chip switch BIOS; South Bridge chip is electrically connected to a LED and the 2nd LED; When South Bridge chip loaded main BIOS ROM, it is bright that South Bridge chip drives a LED, and the 2nd LED extinguishes; When South Bridge chip loaded back-up BIOS ROM by BMC, it is bright that South Bridge chip drives the 2nd LED, and a LED extinguishes.
2. BIOS measurement jig as claimed in claim 1, it is characterized in that: described BIOS measurement jig also comprises the first pin, the second pin and the 3rd pin; South Bridge chip comprises the first pin, the second pin, the 3rd pin, the 4th pin and the 5th pin; The first pin of BIOS measurement jig and the second pin divide and are electrically connected to a CPLD and the 2nd CPLD, the one CPLD and the 2nd CPLD are electrically connected to respectively again South Bridge chip the first pin and the 3rd pin, and BIOS measurement jig the 3rd pin is electrically connected to South Bridge chip the second pin; The one LED and the 2nd LED are electrically connected to respectively South Bridge chip the 4th pin and the 5th pin.
3. BIOS measurement jig as claimed in claim 2, it is characterized in that: when described change-over switch is selected the back-up BIOS shelves, the BMC chip of this BIOS measurement jig sends two class signals, and first kind signal is sent to a CPLD and the 2nd CPLD, then triggers South Bridge chip and restarts; The Equations of The Second Kind signal is sent to the second pin of South Bridge chip, makes South Bridge chip drag down the level of its 4th pin, draws high the level of its 5th pin, thereby makes South Bridge chip load back-up BIOS ROM by BMC.
4. BIOS measurement jig as claimed in claim 2, it is characterized in that: when described change-over switch is selected main BIOS shelves, the BMC chip of this BIOS measurement jig sends two class signals, and first kind signal is sent to a CPLD and the 2nd CPLD, then triggers South Bridge chip and restarts; The Equations of The Second Kind signal is sent to South Bridge chip the second pin, makes South Bridge chip draw high the level of its 4th pin, drags down the level of its 5th pin, thereby makes South Bridge chip load main BIOS ROM by BMC.
5. one kind is used the BIOS measurement jig to carry out the BIOS method of testing, it is characterized in that, the method comprises the steps:
A kind of BIOS measurement jig is provided, and its access BIOS starts module, and the BIOS measurement jig comprises BMC change-over switch, main BIOS shelves, back-up BIOS shelves, BMC chip, a LED and the 2nd LED; This change-over switch is electrically connected to back-up BIOS shelves and main BIOS shelves and can optionally main BIOS shelves or back-up BIOS shelves be electrically connected with extraneous foundation, and these main BIOS shelves and back-up BIOS shelves and BMC chip are electrically connected; The one LED and the 2nd LED are electrically connected to described South Bridge chip;
Start this BIOS and start module, the South Bridge chip acquiescence is selected to start from main BIOS ROM;
Whether the state of judging described two LED is that a LED is bright, and the 2nd LED extinguishes, and if not, judges that then this BIOS starts module not by test, if then carry out following steps;
South Bridge chip is switched to back-up BIOS ROM from main BIOS ROM, and the change-over switch of described BIOS measurement jig switches to the back-up BIOS shelves, and its BMC chip transmitted signal is restarted South Bridge chip and loaded back-up BIOS ROM;
South Bridge chip is restarted, and judges whether the state of described two LED is that a LED extinguishes, and the 2nd LED is bright, if not, judges that then this BIOS starts module not by test, if then carry out following steps;
South Bridge chip is switched to main BIOS ROM from back-up BIOS ROM, and the change-over switch of described BIOS measurement jig switches to main BIOS shelves, and its BMC chip transmitted signal is restarted South Bridge chip and loaded main BIOS ROM;
South Bridge chip is restarted, and judges whether the state of described two LED is that a LED is bright, and the 2nd LED extinguishes, and if not, judges that then this BIOS starts module not by test, if judge that then this BIOS starts module by test.
6. BIOS method of testing as claimed in claim 5, it is characterized in that: described South Bridge chip acquiescence starts from main BIOS ROM, then South Bridge chip the 4th pin should be high level, it is opened with the communication that is connected main BIOS ROM, South Bridge chip the 5th pin should be low level, it is closed with communicating by letter of BMC, and is then bright by a LED, and the 2nd LED extinguishes and judges that whether this BIOS starts module by test.
7. BIOS method of testing as claimed in claim 5, it is characterized in that: described South Bridge chip switches to back-up BIOS ROM from main BIOS ROM and starts, then South Bridge chip the 4th pin should be low level, it is closed with the communication that is connected main BIOS ROM, South Bridge chip the 5th pin should be high level, it is opened with communicating by letter of BMC, is then extinguished by a LED, and the 2nd LED is bright to judge that whether this BIOS starts module by test.
8. BIOS method of testing as claimed in claim 5, it is characterized in that: described South Bridge chip switches to main BIOS ROM from back-up BIOS ROM startup and starts, then South Bridge chip the 4th pin should be high level, it is opened with the communication that is connected main BIOS ROM, South Bridge chip the 5th pin should be low level, it is closed with communicating by letter of BMC, and is then bright by a LED, and the 2nd LED extinguishes and judges that whether this BIOS starts module by test.
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 201110246248 CN102955724A (en) | 2011-08-25 | 2011-08-25 | BIOS (basic input output system) test fixture and method using same for BIOS test |
| TW100130995A TW201310229A (en) | 2011-08-25 | 2011-08-30 | BIOS testing tool and method of using the same |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 201110246248 CN102955724A (en) | 2011-08-25 | 2011-08-25 | BIOS (basic input output system) test fixture and method using same for BIOS test |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN102955724A true CN102955724A (en) | 2013-03-06 |
Family
ID=47764551
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 201110246248 Pending CN102955724A (en) | 2011-08-25 | 2011-08-25 | BIOS (basic input output system) test fixture and method using same for BIOS test |
Country Status (2)
| Country | Link |
|---|---|
| CN (1) | CN102955724A (en) |
| TW (1) | TW201310229A (en) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104572225A (en) * | 2015-02-04 | 2015-04-29 | 浪潮电子信息产业股份有限公司 | Novel method for testing online updating stability of BIOS |
| CN106886441A (en) * | 2017-02-28 | 2017-06-23 | 郑州云海信息技术有限公司 | A kind of server system and FLASH collocation methods |
| CN110928585A (en) * | 2019-10-31 | 2020-03-27 | 苏州浪潮智能科技有限公司 | double-Flash switching system and method for server |
| WO2021017360A1 (en) * | 2019-07-31 | 2021-02-04 | 苏州中科全象智能科技有限公司 | Error-proof architecture for high-speed industrial camera firmware and control method therefor |
-
2011
- 2011-08-25 CN CN 201110246248 patent/CN102955724A/en active Pending
- 2011-08-30 TW TW100130995A patent/TW201310229A/en unknown
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104572225A (en) * | 2015-02-04 | 2015-04-29 | 浪潮电子信息产业股份有限公司 | Novel method for testing online updating stability of BIOS |
| CN106886441A (en) * | 2017-02-28 | 2017-06-23 | 郑州云海信息技术有限公司 | A kind of server system and FLASH collocation methods |
| WO2021017360A1 (en) * | 2019-07-31 | 2021-02-04 | 苏州中科全象智能科技有限公司 | Error-proof architecture for high-speed industrial camera firmware and control method therefor |
| CN110928585A (en) * | 2019-10-31 | 2020-03-27 | 苏州浪潮智能科技有限公司 | double-Flash switching system and method for server |
Also Published As
| Publication number | Publication date |
|---|---|
| TW201310229A (en) | 2013-03-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN108519938B (en) | Memory chip compatibility test method, system and test host | |
| US9710334B2 (en) | Automatic restart server system | |
| CN105700970A (en) | Server system | |
| CN101615104B (en) | System for switching hard disks and switching method | |
| WO2016101411A1 (en) | Server display method and device | |
| CN102255774A (en) | Test system and test method for switch-on and switch-off of communication device as well as fault location method | |
| CN101398776A (en) | Automatic powering-on/powering-off test device and method | |
| CN104483959A (en) | Fault simulation and test system | |
| CN102339242A (en) | Computer system data recovery device | |
| CN108170494B (en) | Application program starting method and starting system for intelligent terminal | |
| US8924769B2 (en) | Software burning system and burning control method | |
| CN101882097A (en) | Main control board, embedded system and backup method for embedded system | |
| CN105653405B (en) | A kind of fault handling method and system of Generic Bootstrap | |
| CN102955724A (en) | BIOS (basic input output system) test fixture and method using same for BIOS test | |
| CN101593903B (en) | Test backboard, backboard-based loading method and backboard-based testing method | |
| CN111984479A (en) | Method and system for carrying out startup and shutdown and restart tests on Android mainboard based on single chip microcomputer | |
| CN101604275A (en) | BIOS test macro and method of testing thereof | |
| US20140053032A1 (en) | Memory test method, memory test device, and adapter thereof | |
| CN103268302A (en) | Interface expanding circuit, interface expanding connecting method and embedded system | |
| CN113238904B (en) | Interface switching device, interface testing method and interface switching system | |
| TWI528287B (en) | Server system | |
| CN112948186B (en) | Detection device and detection method of interface signal | |
| CN110459260B (en) | Automatic test switching device, method and system | |
| CN114138312A (en) | Upgrade test method, device, electronic equipment and computer readable storage medium | |
| CN105260212B (en) | Breaker controller and its method for upgrading software, a kind of breaker |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C02 | Deemed withdrawal of patent application after publication (patent law 2001) | ||
| WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20130306 |