CN102687113A - 程序、控制方法以及控制装置 - Google Patents

程序、控制方法以及控制装置 Download PDF

Info

Publication number
CN102687113A
CN102687113A CN2010800517732A CN201080051773A CN102687113A CN 102687113 A CN102687113 A CN 102687113A CN 2010800517732 A CN2010800517732 A CN 2010800517732A CN 201080051773 A CN201080051773 A CN 201080051773A CN 102687113 A CN102687113 A CN 102687113A
Authority
CN
China
Prior art keywords
page
descriptor
shared
software
read
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN2010800517732A
Other languages
English (en)
Chinese (zh)
Inventor
桥本健一
增渕友裕
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Ubiquitous Corp
Original Assignee
Ubiquitous Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ubiquitous Corp filed Critical Ubiquitous Corp
Publication of CN102687113A publication Critical patent/CN102687113A/zh
Pending legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44—Arrangements for executing specific programs
    • G06F9/445—Program loading or initiating
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation
    • G06F12/1009—Address translation using page tables, e.g. page table structures
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation
    • G06F12/1027—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB]
    • G06F12/1036—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB] for multiple virtual address spaces, e.g. segmentation
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation
    • G06F12/109—Address translation for multiple virtual address spaces, e.g. segmentation
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44—Arrangements for executing specific programs
    • G06F9/4401—Bootstrapping
    • G06F9/4418—Suspend and resume; Hibernate and awake
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation
    • G06F12/1027—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB]
    • G06F12/1045—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB] associated with a data cache
    • G06F12/1063—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB] associated with a data cache the data cache being concurrently virtually addressed

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Security & Cryptography (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Stored Programmes (AREA)
CN2010800517732A 2009-11-17 2010-03-05 程序、控制方法以及控制装置 Pending CN102687113A (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2009-261511 2009-11-17
JP2009261511A JP2011107925A (ja) 2009-11-17 2009-11-17 プログラム、制御方法、並びに制御装置
PCT/JP2010/053628 WO2011061948A1 (ja) 2009-11-17 2010-03-05 プログラム、制御方法、並びに制御装置

Publications (1)

Publication Number Publication Date
CN102687113A true CN102687113A (zh) 2012-09-19

Family

ID=44059434

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2010800517732A Pending CN102687113A (zh) 2009-11-17 2010-03-05 程序、控制方法以及控制装置

Country Status (5)

Country Link
US (1) US20120254499A1 (https=)
EP (1) EP2503458A4 (https=)
JP (1) JP2011107925A (https=)
CN (1) CN102687113A (https=)
WO (1) WO2011061948A1 (https=)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108604317A (zh) * 2016-03-14 2018-09-28 欧姆龙株式会社 可扩展性持有装置

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102662690B (zh) * 2012-03-14 2014-06-11 腾讯科技（深圳）有限公司 应用程序启动方法和装置
US9304711B2 (en) * 2012-10-10 2016-04-05 Apple Inc. Latency reduction in read operations from data storage in a host device
JP6381187B2 (ja) * 2013-08-09 2018-08-29 キヤノン株式会社 情報処理装置、情報処理方法、及びプログラム
US9383935B1 (en) * 2014-12-16 2016-07-05 Vmware, Inc. Secondary CPU MMU initialization using page fault exception
CN106155507A (zh) * 2015-03-31 2016-11-23 北京搜狗科技发展有限公司 一种页面内容显示方法及电子设备
US11341058B2 (en) * 2018-07-26 2022-05-24 Vmware Inc. Handling software page faults using data from hierarchical data structures
US12411780B2 (en) 2023-03-28 2025-09-09 Xilinx, Inc. Variable buffer size descriptor fetching for a multi-queue direct memory access system
US12332801B2 (en) 2023-03-28 2025-06-17 Xilinx, Inc. Descriptor cache eviction for multi-queue direct memory access
US12259833B2 (en) * 2023-03-28 2025-03-25 Xilinx, Inc. Descriptor fetching for a multi-queue direct memory access system
US12411785B2 (en) 2023-03-30 2025-09-09 Xilinx, Inc. Direct memory access system with read reassembly circuit

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006202252A (ja) * 2004-12-24 2006-08-03 Canon Inc 電子機器、データ処理方法、及びコンピュータプログラム
JP2007334383A (ja) * 2006-06-12 2007-12-27 Sony Corp 情報処理装置とその起動方法およびプログラム
CN101180612A (zh) * 2005-03-31 2008-05-14 日本电气株式会社 计算机系统、存储器管理方法及其程序

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0520197A (ja) * 1991-07-09 1993-01-29 Hitachi Ltd 記憶管理システム及びマイクロプロセツサ
US6694451B2 (en) * 2000-12-07 2004-02-17 Hewlett-Packard Development Company, L.P. Method for redundant suspend to RAM
US6546472B2 (en) * 2000-12-29 2003-04-08 Hewlett-Packard Development Company, L.P. Fast suspend to disk
JP2005149225A (ja) * 2003-11-17 2005-06-09 Sony Corp コンピュータシステム及びその起動方法
GB0505289D0 (en) * 2005-03-15 2005-04-20 Symbian Software Ltd Computing device with automated page based rem shadowing and method of operation
GB0507269D0 (en) * 2005-04-11 2005-05-18 Johnson Matthey Plc Steam reforming
US7523323B2 (en) * 2005-09-15 2009-04-21 Intel Corporation Method and apparatus for quick resumption
US7519808B2 (en) * 2006-04-25 2009-04-14 Apple Inc. Method and apparatus for quickly reanimating devices from hibernation
US7620784B2 (en) * 2006-06-09 2009-11-17 Microsoft Corporation High speed nonvolatile memory device using parallel writing among a plurality of interfaces
JP5289153B2 (ja) * 2009-04-14 2013-09-11 キヤノン株式会社 情報処理装置及びその制御方法、並びにコンピュータプログラム

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006202252A (ja) * 2004-12-24 2006-08-03 Canon Inc 電子機器、データ処理方法、及びコンピュータプログラム
CN101180612A (zh) * 2005-03-31 2008-05-14 日本电气株式会社 计算机系统、存储器管理方法及其程序
JP2007334383A (ja) * 2006-06-12 2007-12-27 Sony Corp 情報処理装置とその起動方法およびプログラム

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108604317A (zh) * 2016-03-14 2018-09-28 欧姆龙株式会社 可扩展性持有装置

Also Published As

Publication number Publication date
WO2011061948A1 (ja) 2011-05-26
US20120254499A1 (en) 2012-10-04
EP2503458A4 (en) 2013-05-29
JP2011107925A (ja) 2011-06-02
EP2503458A1 (en) 2012-09-26

Similar Documents

Publication Publication Date Title
JP4986247B2 (ja) プログラム、制御方法、並びに制御装置
CN102687113A (zh) 程序、控制方法以及控制装置
US9928167B2 (en) Information processing system and nonvolatile storage unit
US8949512B2 (en) Trim token journaling
JP5636034B2 (ja) データ利用についてのマウント時間の調停
KR102084816B1 (ko) Bpram을 사용한 소프트웨어 애플리케이션들의 레이아웃 및 실행
JP5422652B2 (ja) フラッシュメモリ記憶装置における動的メモリ割当てに起因する自己エビクションの回避
US20120260025A1 (en) Method for controlling memory system, information processing apparatus, and storage medium
KR20070070122A (ko) 하드 디스크 드라이브 캐시 메모리 및 재생 장치
KR20100126069A (ko) 메모리 장치 및 메모리 장치의 동작 방법
JP2008016020A (ja) Ｂｉｏｓの実行を加速化する方法
JP2013174975A (ja) メモリシステムとそのデータ書き込み方法
CN109074308A (zh) 适应性的块转换表(btt)
KR101392062B1 (ko) 고속 컴퓨터 시스템 파워 온 및 파워 오프 방법
KR20140147017A (ko) 라이트 백 캐싱 환경에서 예상하지 못한 셧다운으로부터 복구하기 위한 시스템 및 방법
CN103955389B (zh) 一种基于pcm的系统启动方法
JP5506418B2 (ja) プログラム、制御方法、並びに制御装置
KR101582919B1 (ko) 전자장치 및 그 부팅방법
US11061728B2 (en) Systems and methods for heterogeneous address space allocation
US9904559B2 (en) Information processing apparatus and activation method therefor for processing data of a hibernation image
JP6219560B2 (ja) 情報処理装置、情報処理方法、およびプログラム
CN116301602A (zh) 数据记录或读取方法、装置、采集设备、车辆及介质
WO2010116405A1 (ja) 不揮発性の主記憶を備えた計算機システム
US20160004453A1 (en) Snapshot management using extended data units
JP2011107926A (ja) プログラム、制御方法、並びに制御装置

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C05 Deemed withdrawal (patent law before 1993)
WD01 Invention patent application deemed withdrawn after publication

Application publication date: 20120919