CN102543695A - Rfldmos器件中自对准低电阻栅极的制备方法 - Google Patents
Rfldmos器件中自对准低电阻栅极的制备方法 Download PDFInfo
- Publication number
- CN102543695A CN102543695A CN2010105040647A CN201010504064A CN102543695A CN 102543695 A CN102543695 A CN 102543695A CN 2010105040647 A CN2010105040647 A CN 2010105040647A CN 201010504064 A CN201010504064 A CN 201010504064A CN 102543695 A CN102543695 A CN 102543695A
- Authority
- CN
- China
- Prior art keywords
- preparation
- gate
- organic filler
- filler material
- dielectric layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Landscapes
- Electrodes Of Semiconductors (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
Abstract
Description
Claims (5)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN2010105040647A CN102543695A (zh) | 2010-10-12 | 2010-10-12 | Rfldmos器件中自对准低电阻栅极的制备方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN2010105040647A CN102543695A (zh) | 2010-10-12 | 2010-10-12 | Rfldmos器件中自对准低电阻栅极的制备方法 |
Publications (1)
Publication Number | Publication Date |
---|---|
CN102543695A true CN102543695A (zh) | 2012-07-04 |
Family
ID=46350280
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN2010105040647A Pending CN102543695A (zh) | 2010-10-12 | 2010-10-12 | Rfldmos器件中自对准低电阻栅极的制备方法 |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN102543695A (zh) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104347373A (zh) * | 2013-07-30 | 2015-02-11 | 北大方正集团有限公司 | 横向双扩散金属氧化物半导体晶体管的制造方法 |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040188771A1 (en) * | 2003-03-31 | 2004-09-30 | Dun-Nian Yaung | Salicided MOS device and one-sided salicided MOS device, and simultaneous fabrication method thereof |
US20050208720A1 (en) * | 2002-03-20 | 2005-09-22 | Macronix International Co., Ltd. | Method of manufacturing a nonvolatile memory cell with triple spacers and the structure thereof |
US20050215019A1 (en) * | 2004-03-29 | 2005-09-29 | Yu-Ren Wang | Method of manufacturing metal-oxide-semiconductor transistor |
US20090186458A1 (en) * | 2008-01-23 | 2009-07-23 | Chih-Hao Yu | Method for manufacturing a cmos device having dual metal gate |
US20090261426A1 (en) * | 2008-04-17 | 2009-10-22 | International Business Machines Corporation | Lateral diffusion field effect transistor with drain region self-aligned to gate electrode |
-
2010
- 2010-10-12 CN CN2010105040647A patent/CN102543695A/zh active Pending
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050208720A1 (en) * | 2002-03-20 | 2005-09-22 | Macronix International Co., Ltd. | Method of manufacturing a nonvolatile memory cell with triple spacers and the structure thereof |
US20040188771A1 (en) * | 2003-03-31 | 2004-09-30 | Dun-Nian Yaung | Salicided MOS device and one-sided salicided MOS device, and simultaneous fabrication method thereof |
US20050215019A1 (en) * | 2004-03-29 | 2005-09-29 | Yu-Ren Wang | Method of manufacturing metal-oxide-semiconductor transistor |
US20090186458A1 (en) * | 2008-01-23 | 2009-07-23 | Chih-Hao Yu | Method for manufacturing a cmos device having dual metal gate |
US20090261426A1 (en) * | 2008-04-17 | 2009-10-22 | International Business Machines Corporation | Lateral diffusion field effect transistor with drain region self-aligned to gate electrode |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104347373A (zh) * | 2013-07-30 | 2015-02-11 | 北大方正集团有限公司 | 横向双扩散金属氧化物半导体晶体管的制造方法 |
CN104347373B (zh) * | 2013-07-30 | 2018-03-13 | 北大方正集团有限公司 | 横向双扩散金属氧化物半导体晶体管的制造方法 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9773913B1 (en) | Vertical field effect transistor with wrap around metallic bottom contact to improve contact resistance | |
US10734233B2 (en) | FinFET with high-k spacer and self-aligned contact capping layer | |
CN102386234B (zh) | 半导体元件与其形成方法 | |
JP4889901B2 (ja) | 深い接合を有するソース/ドレイン領域を形成する方法 | |
US6787864B2 (en) | Mosfets incorporating nickel germanosilicided gate and methods for their formation | |
CN1973368B (zh) | 结合互补金属氧化物半导体集成电路的nmos和pmos晶体管使用不同的栅介质 | |
US10069011B2 (en) | Method for fabricating a FinFET metallization architecture using a self-aligned contact etch | |
CN102487048B (zh) | 半导体器件的形成方法 | |
TW200534340A (en) | Method and apparatus for forming an SOI body-contacted transistor | |
CN100449784C (zh) | 半导体器件及其制造方法 | |
EP1509947A2 (en) | Nickel silicide with reduced interface roughness | |
CN101385150A (zh) | 栅极具有不同功函数的双栅极半导体器件及其制造方法 | |
US11127825B2 (en) | Middle-of-line contacts with varying contact area providing reduced contact resistance | |
CN101877317B (zh) | 非平坦晶体管及其制造方法 | |
CN102184961B (zh) | 一种非对称栅mos器件及其制备方法 | |
CN103681291B (zh) | 一种金属硅化物的形成方法 | |
CN101447454B (zh) | 一种调节全硅化金属栅的栅功函数的方法 | |
KR20190024635A (ko) | 반도체 디바이스를 위한 게이트 구조물 | |
CN102543716B (zh) | 金属硅化物阻挡层的形成方法 | |
CN112133750B (zh) | 深沟槽功率器件及其制备方法 | |
CN106952959A (zh) | 一种锗硅沟道鳍式场效应晶体管及其制备方法 | |
TWI646589B (zh) | 基底上的鰭式場效電晶體及其製造方法 | |
CN102543695A (zh) | Rfldmos器件中自对准低电阻栅极的制备方法 | |
CN102522327A (zh) | 自对准低电阻栅极rf ldmos的制造方法 | |
CN103579317A (zh) | 栅极结构及制造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
ASS | Succession or assignment of patent right |
Owner name: SHANGHAI HUAHONG GRACE SEMICONDUCTOR MANUFACTURING Free format text: FORMER OWNER: HUAHONG NEC ELECTRONICS CO LTD, SHANGHAI Effective date: 20140103 |
|
C41 | Transfer of patent application or patent right or utility model | ||
COR | Change of bibliographic data |
Free format text: CORRECT: ADDRESS; FROM: 201206 PUDONG NEW AREA, SHANGHAI TO: 201203 PUDONG NEW AREA, SHANGHAI |
|
TA01 | Transfer of patent application right |
Effective date of registration: 20140103 Address after: 201203 Shanghai city Zuchongzhi road Pudong New Area Zhangjiang hi tech Park No. 1399 Applicant after: Shanghai Huahong Grace Semiconductor Manufacturing Corporation Address before: 201206, Shanghai, Pudong New Area, Sichuan Road, No. 1188 Bridge Applicant before: Shanghai Huahong NEC Electronics Co., Ltd. |
|
C12 | Rejection of a patent application after its publication | ||
RJ01 | Rejection of invention patent application after publication |
Application publication date: 20120704 |