CN102541702A - Test method for automatically restarting mainboard and recording debugging datum as well as restarting device of mainboard - Google Patents
Test method for automatically restarting mainboard and recording debugging datum as well as restarting device of mainboard Download PDFInfo
- Publication number
- CN102541702A CN102541702A CN2010106143640A CN201010614364A CN102541702A CN 102541702 A CN102541702 A CN 102541702A CN 2010106143640 A CN2010106143640 A CN 2010106143640A CN 201010614364 A CN201010614364 A CN 201010614364A CN 102541702 A CN102541702 A CN 102541702A
- Authority
- CN
- China
- Prior art keywords
- motherboard
- debug
- switching
- shutting down
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Abstract
The invention provides a test method for automatically restarting a mainboard and recording a debugging datum as well as a restarting device of the mainboard. The test method comprises the following steps of: setting power-on/off parameters, starting at least one mainboard, accumulating startup times of the mainboard, reading the debugging datum produced by the mainboard during the execution of the startup, judging whether to restart the mainboard according to the debugging datum and the power-on/off parameters, and producing a power-on/off testing datum according to the debugging datum and the startup times.
Description
Technical field
The present invention relates to a kind of method of testing and rebooting device thereof, particularly relate to a kind of method of testing and rebooting device thereof of restarting motherboard and record correlation debug data automatically
Background technology
Generally speaking; The running stability that restarts flow process in order to ensure motherboard; Motherboard goes to the switching on and shutting down test toward needing through thousands of times dispatching from the factory; The mode that its common method of testing adopts switching on and shutting down manually and writes down relevant test data is carried out, but this kind method can cause time-consuming detection time-histories of taking a lot of work.Therefore; An external re-starting card with the design that automatically performs motherboard switching on and shutting down tests in response to and give birth to; Like a kind of re-starting card that discloses for Taiwan patent I270782 number and the method for decision test moment of re-starting mechanism thereof; Its relevant apparatus design is as shown in Figure 1, and it is the function block schematic diagram of a re-starting card 10 of prior art.Re-starting card 10 comprises a detecting unit 12, counting unit 14 and a reset cell 16.Detecting unit 12 is used to detect Basic Input or Output System (BIOS) (Basic Input Output System; BIOS) input/output end port of sign indicating number is accomplished in institute's access, when detecting unit 12 detects the input/output end port access this completions yard is arranged, promptly represents computer system to accomplish boot program; This moment, detecting unit 12 sent one first signal to counting unit 14; Drive counting unit 14 gate times to time value set, send a secondary signal to reset cell 16, drive reset cell 16 execution cold boots and restart mechanism; Promptly by power button pin number second of reset cell 16 first short circuit motherboards; Make the supply of cutting off the electricity supply of the System on Chip/SoC of motherboard, reset cell 16 short circuit power button again pin position afterwards can power supply and carry out Basic Input or Output System (BIOS) again and start shooting.On the other hand, if computer system does not execute all boot programs, promptly be the deadlock state, the cold boot that then will can not order about re-starting card 10 Test Host plates is restarted mechanism, knows the boot failure state for the tester, analyzes solution.
Yet, from the above, in prior art, adopt an external re-starting card to replace hand switch machine testing process even change, when computer corruption, still can only manually restart motherboard.In addition, the debug data that when motherboard is carried out start, produced also only can utilize the manual record mode to carry out test analysis, so also can bring many inconvenience for the tester.
Summary of the invention
Therefore, the present invention provides a kind of method of testing and relevant rebooting device thereof of restarting motherboard and record correlation debug data automatically, to solve the above problems.
The present invention provides a kind of method of testing of restarting motherboard and record correlation debug data automatically, and it comprises configuration switch machine parameter; Start at least one motherboard; The number of starts of this motherboard adds up; Read debug data that produced when this motherboard is carried out start; Judge whether to restart this motherboard according to these debug data and this switching on and shutting down parameter; And produce a switching on and shutting down test data according to these debug data and this number of starts.
The present invention also provides a kind of rebooting device that can restart motherboard and record correlation debug data automatically, and it comprises one and sets interface, and it is used for setting the switching on and shutting down parameter of corresponding at least one motherboard; One bus transfer interface, it is used for being electrically connected on an input-output system unit and a power pin of this motherboard; And a programmable chip, it is electrically connected on this bus transfer interface and this setting interface, and this programmable chip comprises a switching on and shutting down control module, and it is used for restarting this motherboard; One counting unit, it is used for calculating the number of starts of this motherboard; One debug arithmetic element, it is used for reading the debug data that produced when this motherboard is carried out start and judging whether to control this switching on and shutting down control module according to these debug data and this switching on and shutting down parameter via this bus transfer interface restarting this motherboard; And a record cell, it is used for producing a switching on and shutting down test data according to these debug data and this number of starts.
Compared to prior art; The present invention changes debug data and the comparison switching on and shutting down time that is produced when utilizing programmable chip to read mainboard starting; With as the basis for estimation of restarting motherboard and produce corresponding switching on and shutting down test data; Therefore, no matter whether motherboard is accomplished boot program or is in the deadlock state, and rebooting device provided by the present invention all can be restarted motherboard automatically.Thus; Not only can reduce the switching on and shutting down Detection of Stability time-histories of motherboard widely; Simultaneously also can help the user not need manual record; Can directly and clearly learn motherboard through the statistics behind the repeat switch machine, and remove error code or the deadlock picture that can be produced when crashing carry out corresponding deadlock problem and get rid of.
Description of drawings
Fig. 1 is the function block schematic diagram of the re-starting card of prior art.
Fig. 2 is electrically connected on the synoptic diagram of motherboard for the rebooting device of the present invention's one preferred embodiment.
Fig. 3 is the functional block diagram of rebooting device shown in Figure 2.
Fig. 4 is restarted the process flow diagram of the method for motherboard and record correlation debug data automatically for the rebooting device shown in Figure 2 that utilizes of the present invention's one preferred embodiment.
The reference numeral explanation
10 re-starting cards, 12 detecting units
14 counting units, 16 reset cells
100 rebooting devices, 102 motherboards
104 set interface 106 bus transfer interfaces
108 image capture interfaces, 110 programmable chips
112 display device, 114 input-output system unit
116 power pins, 118 image output interfaces
120 switching on and shutting down control modules, 122 counting units
124 debug arithmetic elements, 126 record cells
128 storage interface, 130 switching interfaces
Step 400,402,404,406,408,410,412,414,416
Embodiment
See also Fig. 2, it is electrically connected on the synoptic diagram of a motherboard 102 for a rebooting device 100 of the present invention's one preferred embodiment.Rebooting device 100 comprises one and sets interface 104, a bus transfer interface 106, an image capture interface 108, a programmable chip 110, and a display device 112.Set the switching on and shutting down parameter that interface 104 is electrically connected on programmable chip 110 and is used for setting respective hosts plate 102; Like the switching on and shutting down time preset value of motherboard 102, switching on and shutting down testing time etc.; Wherein in this embodiment; Set interface 104 and preferably be the combination of common mechanical type setting button, as Start ,+,-, Stop etc., push setting for the user.Bus transfer interface 106 preferably is general input and output (General Purpose Input/Output; GPIO) transmission interface; It is used for being electrically connected on an input-output system unit 114 and a power pin 116 of motherboard 102, and wherein bus transfer interface 106 can be by being connected with winding displacement or realizing with the data transmission slot (like peripheral assembly interconnect bus slot (PCI) slot, high speed perimeter component interconnect bus slot (PCI-E) slot, low pin count framework (LPC) bus) that the mode that golden finger inserts is installed on the motherboard 102 with the data transmission of input-output system unit 114.Image capture interface 108 is electrically connected on programmable chip 110 and is used for being electrically connected on an image output interface 118 of motherboard 102; Use the deadlock picture of acquisition respective hosts plate 102; It preferably is a visual graphic array (Video Graphics Array, a VGA) joint.Display device 112 is electrically connected on programmable chip 110 and start selftest (Power On SelfTest are carried out in the input-output system unit 114 of the motherboard 102 that is used for showing that programmable chip 110 is read; POST) the debug code data that is produced the time; To allow the user can clearly learn the power-on debugging course of motherboard 102; Wherein, (Unified Extensible Firmware Interface UEFI) carries out the start selftest for input-output system unit 114 Basic Input or Output System (BIOS)s capable of using or a unified Extensible Firmware Interface.
Describe to design of programmable chip 110 in this, see also Fig. 3, it is the functional block diagram of rebooting device 100 shown in Figure 2.Programmable chip 110 preferably is a field domain programmable gate array (Field Programmable Gate Array; FPGA) chip; It is electrically connected on sets interface 104, bus transfer interface 106, image capture interface 108; And display device 112, and comprise a switching on and shutting down control module 120, a counting unit 122, a debug arithmetic element 124 and a record cell 126.Switching on and shutting down control module 120 is used for restarting motherboard 102.Counting unit 122 is used for the number of starts of computation host plate 102.Debug arithmetic element 124 is used for reading the debug data that produced when motherboard 102 is carried out start and judging whether that according to these debug data and this switching on and shutting down parameter CS machine control module 120 restarts motherboard 102 via bus transfer interface 106.Record cell 126 is used for producing a switching on and shutting down test data, the usefulness of carrying out the subsequent detection analysis for the user according to these debug data and this number of starts.
What deserves to be mentioned is; Rebooting device 100 also comprises a storage interface 128, and it is electrically connected on programmable chip 110 and preferably is a storage card slot, in order to transmit this switching on and shutting down test data to a Storage Media; Like safe digital (Secure Digital, SD) storage card etc.In addition; Rebooting device 100 provided by the present invention also can be applicable to the switching on and shutting down test of a plurality of motherboards; In this uses; Rebooting device 100 can comprise a switching interface 130 further, and it is electrically connected on programmable chip 110 and can preferably is one group of operation-interface that comprises 18 thumb-acting switch, uses to reach the purpose of restarting test of carrying out 110 pairs of different motherboards of programmable chip with while multiplex's mode.The process step of below restarting single motherboard 102 and record correlation debug data automatically to rebooting device 100 is elaborated, and as for aspect the switching on and shutting down of a plurality of motherboards of test, it can be according to following explanation by that analogy, so repeat no more in this.
See also Fig. 2, Fig. 3 and Fig. 4, Fig. 4 is restarted the process flow diagram of the method for motherboard 102 and record correlation debug data automatically for the rebooting device shown in Figure 2 100 that utilizes of the present invention's one preferred embodiment.If want to use rebooting device 100 to carry out the switching on and shutting down test of motherboard 102; At first need use setting interface 128 to carry out the setting (step 400) of switching on and shutting down parameter, it is the setting of carrying out the on time preset value and the unused time preset value of respective hosts plate 102.Then; The user is that switching on and shutting down control module 120 capable of using is to start motherboard 102; Step 402 just, and the execution of its step 402 can be pushed the user and triggered after setting the Start button that is comprised in the interface 104, wherein; The mode that starts motherboard 102 can adopt the mode of common cold boot, bus transfer interface 106 just capable of using and power pin 116 couple and with the switching on and shutting down of the mode main control system plate 102 of short circuit.
After starting motherboard 102; Counting unit 404 will computation host plate 102 the number of starts (step 404); And debug arithmetic element 124 can read the debug data (step 406) that produced when motherboard 102 is carried out start; The debug data that reach mentioned herein can preferably comprise via bus transfer interface 106 this debug code data that is read that couples with input-output system unit 114; And if the deadlock picture (like the blueness deadlock picture of Windows) that produced when makeing mistakes of operating system; This debug code data can show via display device 112; Above-mentioned deadlock picture then is to be captured and to deposit in this switching on and shutting down test data via record cell 126 by image capture interface 108, uses the start mistake that allows the user can learn input-output system unit 114 and operating system through this switching on and shutting down test data simultaneously.
Next, debug arithmetic element 124 will judge that whether detection accumulative frequency that one in this debug code data remove error code is greater than a particular value (step 408).For instance, suppose that this particular value is set at 5 times, if a certain detection accumulative frequency that removes error code (like 3C) greater than 5 times, then debug arithmetic element 124 can judge that motherboards 102 be in the deadlock state, therefore, will execution in step 412; Otherwise; Then follow execution in step 410; Meaning promptly then detects this debug code data that is read and whether whether has actual on time that a debug accomplishes sign indicating number (as 00) and motherboard 102 more than or equal to this on time preset value (as 15 seconds); If do not have, represent that then motherboard 102 do not accomplish boot program as yet, then execution in step 408 once more; So circulation is up to detecting actual on time that this debug accomplishes sign indicating number and motherboard 102 more than or equal to this on time preset value or till judging motherboard 102 and being in the deadlock state.
When detecting actual on time that this debug accomplishes sign indicating number and motherboard 102 more than or equal to this during preset value on time; Debug arithmetic element 124 likewise also can execution in step 412; Just record cell 416 will produce this switching on and shutting down test data of corresponding this test according to these debug data and this number of starts; As utilizing field tabular that " number of starts " reach " corresponding remove error code " with the generation statistics; Can learn clearly that with the permission user motherboard 102 is normally to accomplish boot program or be in the deadlock state in this test, the error code of removing that is produced in the time of also can allowing the user according to deadlock is simultaneously carried out corresponding deadlock problem eliminating.
Starting once more aspect the motherboard 102 at last; After the record of accomplishing this switching on and shutting down test data; Debug arithmetic element 124 will CS machine control module 120 Shutdown Hosts plate 102 (step 414) and is begun execution in step 416, just detects this debug code data and whether whether has actual unused time that a shutdown removes error code (like FF) and judge motherboard 102 more than or equal to this unused time preset value (as 5 seconds).In step 414; If the actual unused time that can't detect this off-mode sign indicating number and judge motherboard 102 is less than this unused time preset value; Then represent motherboard 102 successfully not accomplish shutdown programm; Therefore debug arithmetic element 124 once more execution in step 414 with Shutdown Hosts plate 102, up to detect this shutdown except that error code and actual unused time of judging motherboard 102 more than or equal to this unused time preset value till.At this moment, debug arithmetic element 124 can be judged motherboard 102 and accomplish shutdown programm, thus; Debug arithmetic element 124 is followed execution in step 402 once more; Use beginning switching on and shutting down test next time, so circulation is till reaching the testing time that the user sets.
Compared to prior art; The present invention changes debug data and the comparison switching on and shutting down time that is produced when utilizing programmable chip to read mainboard starting; With as the basis for estimation of restarting motherboard and produce corresponding switching on and shutting down test data; Therefore, no matter whether motherboard is accomplished boot program or is in the deadlock state, and rebooting device provided by the present invention all can be restarted motherboard automatically.Thus; Not only can reduce the switching on and shutting down Detection of Stability time-histories of motherboard widely; Simultaneously also can help the user not need manual record; Can directly and clearly learn motherboard through the statistics behind the repeat switch machine, and remove error code or the deadlock picture that can be produced when crashing carry out corresponding deadlock problem and get rid of.
The above is merely preferred embodiment of the present invention, and all equalizations of doing according to claim of the present invention change and modify, and all should belong to covering scope of the present invention.
Claims (10)
1. a method of testing of restarting motherboard and record correlation debug data automatically is characterized in that, comprises:
Configuration switch machine parameter;
Start at least one motherboard;
The number of starts of this motherboard adds up;
Read debug data that produced when this motherboard is carried out start;
Judge whether to restart this motherboard according to these debug data and this switching on and shutting down parameter; And
Produce a switching on and shutting down test data according to these debug data and this number of starts.
2. method of testing as claimed in claim 1; It is characterized in that, read these debug data that produced when this motherboard is carried out start and comprise a Basic Input or Output System (BIOS) that reads this motherboard, the debug code data that a unified Extensible Firmware Interface is carried out when starting shooting selftest or a deadlock picture is produced.
3. method of testing as claimed in claim 2 is characterized in that, judges whether to restart this motherboard according to these debug data and this switching on and shutting down parameter and comprises:
In judging this debug code data one remove error code detection accumulative frequency during greater than a particular value, close this motherboard.
4. method of testing as claimed in claim 2 is characterized in that, sets this switching on and shutting down parameter and comprises an on time preset value of setting this motherboard, judges whether to restart this motherboard according to these debug data and this switching on and shutting down parameter and comprises:
Have actual on time that a debug accomplishes sign indicating number and judge this motherboard constantly when detecting this debug code data, close this motherboard more than or equal to this on time preset value.
5. method of testing as claimed in claim 2 is characterized in that, sets this switching on and shutting down parameter and comprises a unused time preset value of setting this motherboard, judges whether to restart this motherboard according to these debug data and this switching on and shutting down parameter and comprises:
When detecting actual unused time that this debug code data has an off-mode sign indicating number and judge this motherboard, start this motherboard more than or equal to this during preset value unused time.
6. the rebooting device that can restart motherboard and record correlation debug data automatically is characterized in that, comprises:
One sets interface, and it is used for setting the switching on and shutting down parameter of corresponding at least one motherboard;
One bus transfer interface, it is used for being electrically connected on an input-output system unit and a power pin of this motherboard;
One programmable chip, it is electrically connected on this bus transfer interface and this setting interface, and this programmable chip comprises:
One switching on and shutting down control module, it is used for restarting this motherboard;
One counting unit, it is used for calculating the number of starts of this motherboard;
One debug arithmetic element, it is used for reading the debug data that produced when this motherboard is carried out start and judging whether to control this switching on and shutting down control module according to these debug data and this switching on and shutting down parameter through this bus transfer interface restarting this motherboard; And
One record cell, it is used for producing a switching on and shutting down test data according to these debug data and this number of starts; And
One image capture interface, it is electrically connected on this programmable chip, and this image capture interface is used for capturing a deadlock picture of this motherboard.
7. the rebooting device shown in claim 6 is characterized in that, the debug code data that a Basic Input or Output System (BIOS) or the unified Extensible Firmware Interface that this debug arithmetic element is used for reading this motherboard produced when carrying out the start selftest.
8. rebooting device as claimed in claim 7 is characterized in that, this debug arithmetic element be used in judging this debug code data one remove error code detection accumulative frequency during greater than a particular value, control this switching on and shutting down control module and close this motherboard.
9. rebooting device as claimed in claim 7; It is characterized in that; This setting interface is used for setting an on time preset value of this motherboard; This debug arithmetic element is used for having actual on time that a debug accomplishes sign indicating number and judge this motherboard more than or equal to this during preset value in detecting this debug code data on time, controls this switching on and shutting down control module and closes this motherboard.
10. rebooting device as claimed in claim 7; It is characterized in that; This setting interface is used for setting a unused time preset value of this motherboard; This debug arithmetic element is used for controlling this switching on and shutting down control module and starting this motherboard in detect actual unused time that this debug code data has an off-mode sign indicating number and judge this motherboard more than or equal to this during preset value unused time.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2010106143640A CN102541702A (en) | 2010-12-30 | 2010-12-30 | Test method for automatically restarting mainboard and recording debugging datum as well as restarting device of mainboard |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2010106143640A CN102541702A (en) | 2010-12-30 | 2010-12-30 | Test method for automatically restarting mainboard and recording debugging datum as well as restarting device of mainboard |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN102541702A true CN102541702A (en) | 2012-07-04 |
Family
ID=46348650
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2010106143640A Pending CN102541702A (en) | 2010-12-30 | 2010-12-30 | Test method for automatically restarting mainboard and recording debugging datum as well as restarting device of mainboard |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102541702A (en) |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105279072A (en) * | 2015-10-26 | 2016-01-27 | 广东威创视讯科技股份有限公司 | Electronic product turn-on power-down test method, apparatus and system |
| CN105427890A (en) * | 2015-11-18 | 2016-03-23 | 浪潮电子信息产业股份有限公司 | Method and device for recording restart times of storage system |
| CN106844125A (en) * | 2015-12-03 | 2017-06-13 | 昆达电脑科技(昆山)有限公司 | The automatic recording device and method of commissioning stage debugging information to be measured |
| CN111276081A (en) * | 2018-12-04 | 2020-06-12 | 山东快发网络科技有限公司 | Method and terminal for controlling mainboard |
| CN112346786A (en) * | 2019-08-08 | 2021-02-09 | 佛山市顺德区顺达电脑厂有限公司 | Debugging information recording method applied to startup stage and operation stage after startup |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2002017061A1 (en) * | 2000-08-21 | 2002-02-28 | Tae Gyung Lee | Method for providing advertisements on personal computer using system bios |
| CN101187891A (en) * | 2006-11-22 | 2008-05-28 | 英业达股份有限公司 | Detection device for detecting mainboard and its detection method |
| CN101398776A (en) * | 2007-09-28 | 2009-04-01 | 佛山市顺德区顺达电脑厂有限公司 | Automatic powering-on/powering-off test device and method |
-
2010
- 2010-12-30 CN CN2010106143640A patent/CN102541702A/en active Pending
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2002017061A1 (en) * | 2000-08-21 | 2002-02-28 | Tae Gyung Lee | Method for providing advertisements on personal computer using system bios |
| CN101187891A (en) * | 2006-11-22 | 2008-05-28 | 英业达股份有限公司 | Detection device for detecting mainboard and its detection method |
| CN101398776A (en) * | 2007-09-28 | 2009-04-01 | 佛山市顺德区顺达电脑厂有限公司 | Automatic powering-on/powering-off test device and method |
Cited By (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105279072A (en) * | 2015-10-26 | 2016-01-27 | 广东威创视讯科技股份有限公司 | Electronic product turn-on power-down test method, apparatus and system |
| CN105427890A (en) * | 2015-11-18 | 2016-03-23 | 浪潮电子信息产业股份有限公司 | Method and device for recording restart times of storage system |
| CN106844125A (en) * | 2015-12-03 | 2017-06-13 | 昆达电脑科技(昆山)有限公司 | The automatic recording device and method of commissioning stage debugging information to be measured |
| CN106844125B (en) * | 2015-12-03 | 2019-05-31 | 昆达电脑科技(昆山)有限公司 | The automatic recording device and method of commissioning stage debugging information to be measured |
| CN111276081A (en) * | 2018-12-04 | 2020-06-12 | 山东快发网络科技有限公司 | Method and terminal for controlling mainboard |
| CN112346786A (en) * | 2019-08-08 | 2021-02-09 | 佛山市顺德区顺达电脑厂有限公司 | Debugging information recording method applied to startup stage and operation stage after startup |
| CN112346786B (en) * | 2019-08-08 | 2022-07-12 | 佛山市顺德区顺达电脑厂有限公司 | Debugging information recording method applied to startup stage and operation stage after startup |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TWI571736B (en) | Method and system of automatic debug information collection | |
| TWI588649B (en) | Hardware recovery methods, hardware recovery systems, and computer-readable storage device | |
| CN102244591B (en) | Client server and method for full process monitoring on function text of client server | |
| US20170097880A1 (en) | Method for monitoring server, monitoring device and monitoring system | |
| CN2932488Y (en) | Fault detecting device | |
| US20140068350A1 (en) | Self-checking system and method using same | |
| CN102541702A (en) | Test method for automatically restarting mainboard and recording debugging datum as well as restarting device of mainboard | |
| US20080270827A1 (en) | Recovering diagnostic data after out-of-band data capture failure | |
| CN101937344B (en) | Computer and method for quickly starting same | |
| CN102314403B (en) | Device and method for identifying I2C (Inter-Integrated Circuit) bus signal by taking MCU (Micro Control Unit) as slave device | |
| US8726088B2 (en) | Method for processing booting errors | |
| US9158646B2 (en) | Abnormal information output system for a computer system | |
| CN1848089A (en) | Method and system for providing an auxiliary bios code in an auxiliary bios memory utilizing time expiry control | |
| CN104239174A (en) | BMC (baseboard management controller) remote debugging system and method | |
| TWI436203B (en) | Testing method for automatically rebooting a motherboard and recording related debug information and rebooting device thereof | |
| US7213159B2 (en) | Method for testing and verifying power management features of computer system | |
| CN101206599B (en) | Method for diagnosis and insulation of computer mainboard equipment | |
| US20130132776A1 (en) | Method for outputting power-on self test information, virtual machine manager, and processor | |
| CN102681928A (en) | Abnormal information output system of computer system | |
| CN109086081A (en) | Method, system and the medium that a kind of instantly prompting SATA and NVMe equipment change in place | |
| KR101494000B1 (en) | Method and system for power-on self testing after system off, and booting method the same | |
| CN101923503B (en) | Method for regulating internal parameters of internal storage and computer system using same | |
| CN113742166B (en) | Method, device and system for recording logs of server system devices | |
| CN213400574U (en) | Device for performing abnormal power failure test on memory | |
| CN201285545Y (en) | Starting-up monitoring apparatus for host board |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C02 | Deemed withdrawal of patent application after publication (patent law 2001) | ||
| WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20120704 |