CN102468428A - Manufacture method of phase transition random memory - Google Patents
Manufacture method of phase transition random memory Download PDFInfo
- Publication number
- CN102468428A CN102468428A CN201010534163XA CN201010534163A CN102468428A CN 102468428 A CN102468428 A CN 102468428A CN 201010534163X A CN201010534163X A CN 201010534163XA CN 201010534163 A CN201010534163 A CN 201010534163A CN 102468428 A CN102468428 A CN 102468428A
- Authority
- CN
- China
- Prior art keywords
- phase
- etching
- low temperature
- insulating barrier
- temperature oxide
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Landscapes
- Semiconductor Memories (AREA)
Abstract
The invention provides a manufacture method of a top electrode of a phase transition random memory. The method comprises the following steps: providing a semiconductor substrate, and forming a second insulating layer on the semiconductor substrate, wherein, the second insulating layer is filled with GST phase transition material; depositing a low temperature oxide layer, a silicon nitride layer and a third insulating layer on the second insulating layer and the GST phase transition material in order; etching the third insulating layer and the silicon nitride layer to expose the low temperature oxide layer at a bottom and form an etching hole; carrying out ion implantation processing or plasma processing on the low temperature oxide layer in a bottom of the etching hole; removing the low temperature oxide layer in the bottom of the etching hole; forming the top electrode in the etching hole. According to the invention, the low temperature oxide layer and the silicon nitride layer which are deposited in order are taken as a barrier layer of top electrode etching, when etching the low temperature oxide with a wet method, an etching selectivity ratio larger than 15 is provided between the low temperature oxide layer and the GST phase transition material, thus loss of the GST phase transition material in etching is avoided.
Description
Technical field
The present invention relates to the semiconductor memory technologies field, relate in particular to a kind of manufacturing approach of phase-change random access memory.
Background technology
Phase-change random access memory (phase change random access memory; PCRAM) be to utilize phase change film material to realize a kind of memory of storage being acknowledged as the memory of successfully breaking through 22nm size node the most likely as storage medium.
Chalcogenide compound Ge by germanium (Ge)-antimony (Sb)-tellurium (Te) formation
2Sb
2Te
5(GST), can realize the reversible transition between crystalline state and the amorphous state rapidly, become present PCRAM and go up the most frequently used phase-change material.GST is a low resistance state in crystalline state, is high-resistance state in amorphous state, and the resistance difference of phase transition storage when utilizing GST between crystalline state and amorphous state, to change just realizes storage.
Fig. 1 is the cross-sectional view of present phase change memory device.Like figure; First insulating barrier 101 is enclosed in the side of bottom electrode 102; Second insulating barrier 103 is formed at first insulating barrier 101 and bottom electrode 102 upper surfaces, GST phase-change material 104 be filled in the perforate of second insulating barrier 103 and with bottom electrode 102 centrally aligneds, the 3rd insulating barrier 107 is formed at second insulating barrier, 103 upper surfaces; Top electrode 108 is formed in the perforate of the 3rd insulating barrier 107, and with the perforate of second insulating barrier 103 in GST phase-change material 104 centrally aligneds.
At present, on the GST phase-change material, deposit the loss that one deck barrier layer reduces GST phase-change material in the top electrode etching technics in the top electrode etching technics usually.
As shown in Figure 2, and deposition one deck low-temperature nitride on the GST phase-change material (low temperature nitride, LTN) as the barrier layer in the top electrode etching technics 106, desirable etching effect is as shown in Figure 3, and GST phase-change material 104 is lossless.But the tellurium in the GST phase-change material 104 (Te) can volatilize at 300 ℃; And as shown in Figure 4, in fact, when dry etching removes low-temperature nitride LTN barrier layer 106; Because extremely low etching selection ratio between LTN and the GST; Cause this etch step also to remove a part of GST phase-change material 104 simultaneously, formed GST phase-change material loss region 109, and then top electrode forms time and requires the GST phase-change material process window disappearance of mating.
Because the top electrode etching technics of phase-change random access memory requires better hole etching technics control precision and lower GST phase-change material loss; And the process on deposition one deck low-temperature nitride LTN barrier layer is no longer suitable; So be badly in need of providing a kind of manufacturing approach of new phase-change random access memory; Solve these problems in the etching technics, reduce the technology cost, improve device performance.
Summary of the invention
The object of the present invention is to provide a kind of manufacturing approach of phase-change random access memory; When preparing to solve present top electrode that dry etching removes low-temperature nitride (LTN) barrier layer in the process, extremely low etching selection ratio between LTN and the GST and the GST phase-change material that causes receives the problem of loss.
For addressing the above problem, the present invention proposes a kind of manufacturing approach of phase-change random access memory, and this method comprises the steps:
Semiconductor substrate is provided, is formed with second insulating barrier on the said Semiconductor substrate, be filled with the GST phase-change material in said second insulating barrier;
On said second insulating barrier and GST phase-change material, deposit low temperature oxide layer, silicon nitride layer and the 3rd insulating barrier successively;
Said the 3rd insulating barrier of etching and silicon nitride layer to expose the low temperature oxide layer of bottom, form etched hole successively;
Ion injects to be handled or the interior low temperature oxide layer in Cement Composite Treated by Plasma said etched hole bottom;
Remove the low temperature oxide layer in the said etched hole bottom;
In said etched hole, form top electrode.
Optional, also be provided with first insulating barrier between the said Semiconductor substrate and second insulating barrier, be formed with bottom electrode in said first insulating barrier.
Optional, said GST phase-change material is covered in the bottom electrode upper surface, aims at bottom electrode.
Optional, the deposit thickness of said low temperature oxide layer is 50 dusts～500 dusts.
Optional, the deposit thickness of said silicon nitride layer is 50 dusts～500 dusts.
Optional, the lithographic method of said the 3rd insulating barrier is a dry etching.
Optional, the etching of said the 3rd insulating barrier and silicon nitride layer is vertical etching.
Optional, the method that removes of the low temperature oxide layer in the said etched hole bottom is a wet etching, the etching agent of employing is a fluoric-containing acid.
Compared with prior art, the present invention adopts and to stack gradually low temperature oxide layer and silicon nitride layer as the barrier layer, when wet etching method removes low temperature oxide layer; Have high etching selection ratio between low temperature oxide layer and the GST phase-change material, thereby the loss of GST phase-change material when having avoided etching has improved the controllability of technology; And then kept top electrode better and form time and require the GST phase-change material process window that matees; Technological operation is simple, has reduced the technology cost, has improved device performance.
Description of drawings
Fig. 1 is the cross-sectional view of phase change memory device
Fig. 2 is that the low-temperature nitride LTN layer in the top electrode etching technics of prior art forms the back structural representation;
Fig. 3 is the ideal structure sketch map after the low-temperature nitride LTN layer etching;
Fig. 4 is the practical structures sketch map after the low-temperature nitride LTN layer etching in the prior art;
Fig. 5 is the process chart of the embodiment of the invention;
Fig. 6 A to Fig. 6 F is the cross-sectional view of the embodiment of the invention.
Embodiment
Below in conjunction with accompanying drawing and specific embodiment the manufacturing approach of the phase-change random access memory of the present invention's proposition is done further explain.According to following explanation and claims, advantage of the present invention and characteristic will be clearer.What need explanation is, accompanying drawing all adopts the form of simplifying very much, only is used for conveniently, the purpose of the aid illustration embodiment of the invention lucidly.
As shown in Figure 5, the present invention proposes a kind of manufacturing approach of phase-change random access memory.This method comprises the steps:
S501 provides Semiconductor substrate, is formed with second insulating barrier on the said Semiconductor substrate, is filled with the GST phase-change material in said second insulating barrier;
S502 deposits low temperature oxide layer, silicon nitride layer and the 3rd insulating barrier successively on said second insulating barrier and GST phase-change material;
S503, said the 3rd insulating barrier of etching and silicon nitride layer to expose the low temperature oxide layer of bottom, form etched hole successively;
S504, ion inject and handle or the interior low temperature oxide layer in Cement Composite Treated by Plasma said etched hole bottom;
S505 removes the low temperature oxide layer in the said etched hole bottom;
S506 forms top electrode in said etched hole.
Below in conjunction with Fig. 6 A～6F, the manufacturing approach of above-mentioned phase-change random access memory is explained in detail.
S501 provides Semiconductor substrate, is formed with second insulating barrier on the said Semiconductor substrate, is filled with the GST phase-change material in said second insulating barrier.
With reference to figure 6A, Semiconductor substrate 600 is provided, on said Semiconductor substrate 600, be formed with first insulating barrier 601, bottom electrode 602, second insulating barrier 603 and GST phase-change material 604.Wherein be formed with bottom electrode 602 in first insulating barrier 601; And expose bottom electrode 602 upper surfaces; Second insulating barrier 603 is formed at first insulating barrier 601 and bottom electrode 602 upper surfaces, and GST phase-change material 604 is filled in 603 perforates of second insulating barrier, and covers the upper surface of bottom electrode 602; The perforate of second insulating barrier 603 is aimed at bottom electrode 602, makes the GST phase-change material 604 of filling aim at bottom electrode 602.
S502 deposits low temperature oxide layer, silicon nitride layer and the 3rd insulating barrier successively on said second insulating barrier and GST phase-change material.
With reference to figure 6B, on said second insulating barrier 603 and GST phase-change material 604, deposit low temperature oxide layer 605, silicon nitride layer 606 and the 3rd insulating barrier 607 successively, low temperature oxide layer 605 is 50 dusts～500 dusts with silicon nitride layer 606 deposit thickness.
S503, said the 3rd insulating barrier of etching and silicon nitride layer to expose the low temperature oxide layer of bottom, form etched hole successively.
With reference to figure 6C, adopt dry etching the 3rd insulating barrier 607 to be carried out vertical etching, the filling centrally aligned of the 3rd insulating barrier 607 etching centers and GST phase-change material 604.At this moment, the barrier layer of silicon nitride layer 606 during as etching, the high etching selection ratio of the 3rd insulating barrier 607 and silicon nitride layer 606 makes dry etching stop at the upper surface of silicon nitride layer 606.Then the silicon nitride layer 606 in the 3rd insulating barrier 607 etched holes is carried out the dry etching of vertical direction; Low temperature oxide layer 605 is as the barrier layer of this etching step, the high etching selection ratio between silicon nitride layer 606 and the low temperature oxide layer 605 make etching stopping in the etched hole bottom the upper surface of low temperature oxide layer 304.Silicon nitride layer 606 and low temperature oxide layer 605 have prevented the loss of the GST phase-change material 606 in the etching technics as the barrier layer in this step.
S504, ion inject and handle or the interior low temperature oxide layer in Cement Composite Treated by Plasma said etched hole bottom.
With reference to figure 6D; In the present embodiment; Low temperature oxide layer 605 in the etched hole bottom that forms after the 3rd insulating barrier 607 and silicon nitride layer 606 etchings is carried out ion inject processing (IMP) or Cement Composite Treated by Plasma, make that the low temperature oxide layer 605 inside and outside the etched hole is easy to separating treatment.
S505 removes the low temperature oxide layer in the said etched hole bottom.
With reference to figure 6E, adopt fluoric-containing acid that the low temperature oxide layer 605 in the said etched hole bottom is carried out wet etching in the present embodiment, the etching selection ratio during etching between low temperature oxide layer 605 and the GST phase-change material 604 is greater than 15, and GST phase-change material 604 is lossless.
S506 forms top electrode in said etched hole.
With reference to figure 6F, in the present embodiment, in said etched hole, form top electrode 608, and top electrode 608 and GST phase-change material 604 centrally aligneds, and the upper surface of covering GST phase-change material 604.This step can realize through vapour deposition, also can the top electrode of making in advance directly be inserted in the etched hole and accomplish.
In sum; The present invention adopts the barrier layer when depositing low temperature oxide layer and silicon nitride layer as the top electrode etching successively; The loss of GST phase-change material when the high etching selection ratio (greater than 15) between low temperature oxide layer and the GST phase-change material has been avoided etching has improved the controllability of technology, and technological operation is simple; Reduce the technology cost, improved device performance.
Obviously, those skilled in the art can carry out various changes and modification to invention and not break away from the spirit and scope of the present invention.Like this, belong within the scope of claim of the present invention and equivalent technologies thereof if of the present invention these are revised with modification, then the present invention also is intended to comprise these changes and modification interior.
Claims (9)
1. the manufacturing approach of the top electrode of a phase-change random access memory.It is characterized in that, comprising:
Semiconductor substrate is provided, is formed with second insulating barrier on the said Semiconductor substrate, be filled with the GST phase-change material in said second insulating barrier;
On said second insulating barrier and GST phase-change material, deposit low temperature oxide layer, silicon nitride layer and the 3rd insulating barrier successively;
Said the 3rd insulating barrier of etching and silicon nitride layer to expose the low temperature oxide layer of bottom, form etched hole successively;
Ion injects to be handled or the interior low temperature oxide layer in Cement Composite Treated by Plasma said etched hole bottom;
Remove the low temperature oxide layer in the said etched hole bottom;
In said etched hole, form top electrode.
2. according to the manufacturing approach of the said phase-change random access memory of claim 1, it is characterized in that: also be provided with first insulating barrier between the said Semiconductor substrate and second insulating barrier, be formed with bottom electrode in said first insulating barrier.
3. according to the manufacturing approach of the said phase-change random access memory of claim 2, it is characterized in that: said GST phase-change material is covered in the bottom electrode upper surface, aims at bottom electrode.
4. according to the manufacturing approach of the said phase-change random access memory of claim 1, it is characterized in that: the deposit thickness of said low temperature oxide layer is 50 dusts～500 dusts.
5. according to the manufacturing approach of the said phase-change random access memory of claim 1, it is characterized in that: the deposit thickness of said silicon nitride layer is 50 dusts～500 dusts.
6. according to the manufacturing approach of the said phase-change random access memory of claim 1, it is characterized in that: the lithographic method of said the 3rd insulating barrier and silicon nitride layer is a dry etching.
7. according to the manufacturing approach of claim 1 or 6 said phase-change random access memories, it is characterized in that: the etching of said the 3rd insulating barrier and silicon nitride layer is vertical etching.
8. according to the manufacturing approach of the said phase-change random access memory of claim 1, it is characterized in that: the method that removes of the low temperature oxide layer of said patterning is a wet etching.
9. the manufacturing approach of said phase-change random access memory according to Claim 8, it is characterized in that: the etching agent that said wet etching adopts is a fluoric-containing acid.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201010534163XA CN102468428A (en) | 2010-11-05 | 2010-11-05 | Manufacture method of phase transition random memory |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201010534163XA CN102468428A (en) | 2010-11-05 | 2010-11-05 | Manufacture method of phase transition random memory |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN102468428A true CN102468428A (en) | 2012-05-23 |
Family
ID=46071785
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201010534163XA Pending CN102468428A (en) | 2010-11-05 | 2010-11-05 | Manufacture method of phase transition random memory |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102468428A (en) |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20020072217A1 (en) * | 2000-12-13 | 2002-06-13 | Macronix International Co., Ltd. | Method for improving contact reliability in semiconductor devices |
| CN101142695A (en) * | 2004-12-30 | 2008-03-12 | 意法半导体股份有限公司 | Phase change memory and manufacturing method thereof |
-
2010
- 2010-11-05 CN CN201010534163XA patent/CN102468428A/en active Pending
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20020072217A1 (en) * | 2000-12-13 | 2002-06-13 | Macronix International Co., Ltd. | Method for improving contact reliability in semiconductor devices |
| CN101142695A (en) * | 2004-12-30 | 2008-03-12 | 意法半导体股份有限公司 | Phase change memory and manufacturing method thereof |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP3742507B1 (en) | Cross-point memory | |
| CN102473597B (en) | For the chemical mechanical polishing stop layer of complete amorphous phase-change memory pore cell | |
| US7901979B2 (en) | Method of forming a small contact in phase-change memory | |
| CN112864167B (en) | 3D NAND memory and forming method thereof | |
| US7364935B2 (en) | Common word line edge contact phase-change memory | |
| JP2007288201A (en) | Memory cell having sidewall spacer of improved homogeneity | |
| KR102618880B1 (en) | Switching element, variable resistance memory device and manufacturing method of the same | |
| CN108615733B (en) | Semiconductor structure and forming method thereof | |
| US20120025162A1 (en) | Phase change random access memory and method for fabricating the same | |
| US9337420B2 (en) | Variable resistance memory device and method of manufacturing the same | |
| US20130240820A1 (en) | Phase change random access memory and fabrication method of heating electrode for the same | |
| KR100892667B1 (en) | Phase-change memory device and fabrication method thereof | |
| US8748958B1 (en) | Phase-change random access memory device and method of manufacturing the same | |
| CN102468428A (en) | Manufacture method of phase transition random memory | |
| CN102468429B (en) | Manufacturing method of phase change random access memory | |
| CN103187525A (en) | Phase change resistor in phase change memory and forming method thereof | |
| CN104979468A (en) | Semiconductor device and manufacturing method thereof | |
| US20110076824A1 (en) | Fabrication method of phase change random access memory device | |
| CN102054934A (en) | Preparation method of planar phase change storage | |
| CN102856491B (en) | Method for forming bottom electrode and phase-change resistor | |
| CN102468430B (en) | Implementation method for improving adhesiveness of phase change material | |
| CN102034929A (en) | Preparation method of plane phase-change memory | |
| CN102468431B (en) | Realization method for eliminating lower electrode damage of phase change random access memory (PCRAM) | |
| EP4187612A1 (en) | Fabrication of a quantum device with self-alignment of gates to their respective active zone region | |
| US7569450B2 (en) | Semiconductor capacitors in hot (hybrid orientation technology) substrates |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| ASS | Succession or assignment of patent right |
Owner name: SEMICONDUCTOR MANUFACTURING INTERNATIONAL (BEIJING Free format text: FORMER OWNER: SEMICONDUCTOR MANUFACTURING INTERNATIONAL (SHANGHAI) CORPORATION Effective date: 20130617 Owner name: SEMICONDUCTOR MANUFACTURING INTERNATIONAL (SHANGHA Effective date: 20130617 |
|
| C41 | Transfer of patent application or patent right or utility model | ||
| COR | Change of bibliographic data |
Free format text: CORRECT: ADDRESS; FROM: 201203 PUDONG NEW AREA, SHANGHAI TO: 100176 DAXING, BEIJING |
|
| TA01 | Transfer of patent application right |
Effective date of registration: 20130617 Address after: 100176 No. 18 Wenchang Avenue, Beijing economic and Technological Development Zone Applicant after: Semiconductor Manufacturing International (Beijing) Corporation Applicant after: Semiconductor Manufacturing International (Shanghai) Corporation Address before: 201203 No. 18 Zhangjiang Road, Shanghai Applicant before: Semiconductor Manufacturing International (Shanghai) Corporation |
|
| WD01 | Invention patent application deemed withdrawn after publication | ||
| WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20120523 |