CN102446828B - Manufacturing process for removing redundant filled metal from metal layers - Google Patents
Manufacturing process for removing redundant filled metal from metal layers Download PDFInfo
- Publication number
- CN102446828B CN102446828B CN201110285105.2A CN201110285105A CN102446828B CN 102446828 B CN102446828 B CN 102446828B CN 201110285105 A CN201110285105 A CN 201110285105A CN 102446828 B CN102446828 B CN 102446828B
- Authority
- CN
- China
- Prior art keywords
- metal
- layer
- low
- etching
- redundant
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Landscapes
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
The invention provides a manufacturing process for removing redundant filled metal from metal layers, wherein the process comprises the following steps of: 1) depositing a low-k-value medium layer; 2) forming an etching blocking layer on the deposited low-k-value medium layer; 3) completing photoetching and etching to remove an etching blocking layer at the non-redundant metal region; 4) depositing the low-k-value medium layer again to obtain the low-k-value medium layer with the required thickness; 5) carrying out photoetching and etching again to form a metal conducting wire groove and a redundant metal groove; 6) filling the conducting wire metal and the redundant metal, and completing the deposition of the metal layers; 7) carrying out chemical and mechanical grinding on the metal layers; and 8) carrying out chemical and mechanical grinding continuously on the low-k-value medium layer and a metal mixed layer, and further removing the redundant metal. According to the method, through the process that the redundant metal is further removed by utilizing chemical and mechanical grinding in manufacturing single Damascus and double Damascus metal interconnection, the coupling capacitance in the metal layers and between the metal layers caused by redundant filed metal can be reduced or eliminated effectively, and the manufacturing process is very practical.
Description
Technical field
The present invention relates to a kind of semiconductor fabrication process, particularly relate to a kind of manufacturing process of removing redundant metal filling of metal layer.
Background technology
Along with the integrated level of semiconductor chip improves constantly, transistorized characteristic size is constantly dwindled.After entering into 130 nm technology node, be subject to the restriction of the high-ohmic of aluminium, copper-connection gradually substitution of Al interconnection becomes the metal interconnected main flow that obtains.Due to difficult realization of dry etch process of copper, the manufacture method of copper conductor can not obtain by etching sheet metal as aluminum conductor.The manufacture method of the copper conductor extensively adopting is now the embedding technique that is called Damascus technics.First this technique deposit low k value dielectric layer on silicon chip, then by photoetching be etched in dielectric layer and form metallic channel, continues follow-up metal level deposition and metal level cmp and make plain conductor.This technique comprises single Damascus technics of only making plain conductor and the dual damascene process of simultaneously making contact hole and plain conductor.
In Damascus technics, use final formation of metal level cmp and be embedded in the plain conductor in dielectric layer.In order to reach uniform grinding effect, require the metallic pattern density on silicon chip even as far as possible.And the metallic pattern density of product design usually can not meet the requirement of the cmp uniformity.The method solving is at the white space of domain, to fill redundancy metal to make domain pattern density homogenizing.Redundancy metal has improved the uniformity of pattern density, but has inevitably introduced extra intermetallic coupling capacitance.In order to reduce extra coupling capacitance, bring the negative effect of device, when design redundancy metal is filled, will reduce as far as possible the filling quantity of redundancy metal.
Electric capacity can be calculated by following formula:
Wherein, ε
0for permittivity of vacuum; ε
rfor medium dielectric constant; S is relative metallic area; The intermetallic distance that d is.From above-mentioned formula, reduce the relative area of metal and increase intermetallic apart from reducing electric capacity.That is to say, the volume that reduces redundancy metal can reduce the extra intermetallic coupling capacitance of introducing owing to adding redundancy metal.
The patent No. is the manufacture method that the Chinese patent of CN101752298A relates to a kind of metal interconnect structure, comprise: Semiconductor substrate is provided, in described Semiconductor substrate, have dual damascene opening in intermetallic dielectric layer, intermetallic dielectric layer, be covered in barrier layer on described intermetallic dielectric layer and the metal level on barrier layer, described metal level is filled in dual damascene opening; Described in planarization, the surface of intermetallic dielectric layer is to form metal interconnecting layer; On described metal interconnecting layer, form the first etching stop layer; By flatening process, remove described the first etching stop layer; On metal interconnecting layer remove described the first etching stop layer by flatening process after, form the passivation layer on the second etching stop layer, the second etching stop layer and be embedded in the soldering pad layer in described passivation layer, described soldering pad layer is positioned on described metal interconnecting layer.Described method can avoid the circuit being caused by the metal protuberance of metal interconnecting layer to connect defect, improves the reliability of semiconductor device.
The patent No. is the manufacture method that the Chinese patent of CN101740479A relates to a kind of semiconductor device, comprise: Semiconductor substrate is provided, described in planarization, the surface of Semiconductor substrate is to form metal interconnecting layer, and described planarization at least comprises: remove the excess metal outside described dual damascene opening; Remove the barrier layer outside described dual damascene opening; In Semiconductor substrate after planarization, form the passivation layer on etching stop layer, etching stop layer and be embedded in the soldering pad layer in described passivation layer, described soldering pad layer is positioned on described metal interconnecting layer; Before removing the barrier layer outside described dual damascene opening, also comprise: the equipment that described Semiconductor substrate is placed in to the described etching stop layer of formation carries out heat treated, and the temperature of described heat treated is more than or equal to the temperature of follow-up arbitrary technique.Adopt the manufacture method of described semiconductor device, can avoid the oxidized erosion and form corrosion default in rear-end cleaning process of these projections, improve the reliability of device.
In order effectively to reduce or eliminate redundancy metal, fill in the metal level of introducing and the coupling capacitance of metal interlevel, the invention provides the manufacturing process of a kind of attenuate or removal redundant metal filling of metal layer.Preferred embodiment provided by the present invention and that as just example but invention is construed as limiting embodies to some extent in embodiment.
Summary of the invention
In view of the above problems, the object of the present invention is to provide the manufacturing process of a kind of attenuate or removal redundant metal filling of metal layer.The present invention proposes that a kind of single Damascus and dual damascene are metal interconnected middlely to be utilized the further attenuate of cmp or remove completely than the technique of the redundancy metal of wire metal foil making.The present invention, by removing redundant metal filling of metal layer, can effectively reduce or eliminate redundancy metal and fill in the metal level of introducing and the coupling capacitance of metal interlevel.
The object of the invention to solve the technical problems realizes by the following technical solutions.
A kind of manufacturing process of removing redundant metal filling of metal layer that the present invention proposes, its processing step is as follows:
1) deposit low k value dielectric layer;
2) on the low k value dielectric layer of deposition, form etching barrier layer;
3) complete the etching barrier layer that photoetching and etching are removed nonredundancy metallic region;
4) again deposit the low k value dielectric layer that low k value medium reaches desired thickness;
5) photoetching and etching form metallic channel and redundancy metal groove again;
6) carry out the filling of wire metal and redundancy metal, complete metal level deposition;
7) metal level is carried out to cmp;
8) continue cmp low k value dielectric layer and metal mixed layer, further remove redundancy metal.
Described etching barrier layer, its material is carborundum, silicon nitride, silicon oxynitride, titanium, titanium nitride, titanium oxide, tantalum, tantalum nitride, tantalum oxide.
Described etching barrier layer, its thickness range is between 1 nanometer to 1000 nanometer.
The present invention, by removing redundant metal filling of metal layer, can effectively reduce or eliminate redundancy metal and fill in the metal level of introducing and the coupling capacitance of metal interlevel.
Above-mentioned explanation is only the general introduction of technical solution of the present invention, in order to better understand technological means of the present invention, and can be implemented according to the content of specification, and for above and other object of the present invention, feature and advantage can be become apparent, below especially exemplified by preferred embodiment, and coordinate accompanying drawing, be described in detail as follows.
Accompanying drawing explanation
With reference to appended accompanying drawing, to describe more fully embodiments of the invention.Yet appended accompanying drawing only, for explanation and elaboration, does not form limitation of the scope of the invention.
Fig. 1 illustrates the profile of low k value dielectric layer and etching barrier layer.
Fig. 2 has illustrated the profile of the etching barrier layer of photoetching and etching removal nonredundancy metallic region.
Fig. 3 has illustrated low k value dielectric layer post-depositional profile again.
Fig. 4 has illustrated photoetching and etching forms metallic channel and redundancy metal grooved profile figure.
Fig. 5 has illustrated the profile of wire metal and redundancy metal filling after metal level deposition and metal level cmp.
Fig. 6 illustrates cmp and further removes the profile that redundancy metal is filled.
Reference numeral: 1. low k value dielectric layer, 2. etching barrier layer, 3. redundancy metal groove, 4. metallic channel, 5. plain conductor, 6. redundancy metal.
Embodiment
For further setting forth the present invention, reach technological means and the effect that predetermined goal of the invention is taked, below in conjunction with accompanying drawing and preferred embodiment, the manufacturing process to the removal redundant metal filling of metal layer proposing according to the present invention, is described in detail as follows.
Different embodiments of the invention will details are as follows, to implement different technical characterictic of the present invention, will be understood that, the unit of the specific embodiment of the following stated and configuration are in order to simplify the present invention, and it is not only for example limits the scope of the invention.
A kind of manufacturing process of removing redundant metal filling of metal layer that the present invention proposes, its processing step is as follows:
1) deposit low k value dielectric layer;
2) on the low k value dielectric layer of deposition, form etching barrier layer;
3) complete the etching barrier layer that photoetching and etching are removed nonredundancy metallic region;
4) again deposit the low k value dielectric layer that low k value medium reaches desired thickness;
5) photoetching and etching form metallic channel and redundancy metal groove again;
6) carry out the filling of wire metal and redundancy metal, complete metal level deposition;
7) metal level is carried out to cmp;
8) continue cmp low k value dielectric layer and metal mixed layer, further remove redundancy metal.
Wherein the material of etching barrier layer is carborundum, silicon nitride, silicon oxynitride, titanium, titanium nitride, titanium oxide, tantalum, tantalum nitride, tantalum oxide, and its thickness range is between 1 nanometer to 1000 nanometer.
First deposit after low k value dielectric layer, on the low k value dielectric layer of deposition, form etching barrier layer, Fig. 1 illustrates the profile of low k value dielectric layer and etching barrier layer.Then by photoetching and etching, remove the etching barrier layer of nonredundancy metallic region, Fig. 2 has illustrated the profile of the etching barrier layer of photoetching and etching removal nonredundancy metallic region.Again deposit the low k value dielectric layer that low k value medium reaches desired thickness, Fig. 3 has illustrated low k value dielectric layer post-depositional profile again.By photoetching and etching, form metallic channel and redundancy metal groove again, Fig. 4 has illustrated photoetching and etching forms metallic channel and redundancy metal grooved profile figure, and wherein redundancy metal groove is more shallow than metallic channel.Then carry out the filling of wire metal and redundancy metal, complete after metal level deposition, metal level is carried out to cmp, Fig. 5 has illustrated the profile of wire metal and redundancy metal filling after metal level deposition and metal level cmp.Finally continue cmp low k value dielectric layer and metal mixed layer, further remove redundancy metal, Fig. 6 illustrates cmp and further removes the profile that redundancy metal is filled.
This method is being made single Damascus and the metal interconnected middle technique of utilizing cmp further to remove redundancy metal of dual damascene by a kind of, can effectively reduce or eliminate redundancy metal and fill in the metal level of introducing and the coupling capacitance of metal interlevel.
By explanation and accompanying drawing, provided the exemplary embodiments of the ad hoc structure of embodiment.Although foregoing invention has proposed existing preferred embodiment, yet these contents are not as limitation.For a person skilled in the art, read after above-mentioned explanation, various changes and modifications undoubtedly will be apparent.Therefore, appending claims should be regarded whole variations and the correction of containing true intention of the present invention and scope as.Within the scope of claims, scope and the content of any and all equivalences, all should think and still belong to the intent and scope of the invention.
Claims (4)
1. a manufacturing process of removing redundant metal filling of metal layer, is characterized in that, its processing step is as follows:
1) deposit low k value dielectric layer;
2) on the low k value dielectric layer of deposition, form etching barrier layer;
3) complete the etching barrier layer that photoetching and etching are removed nonredundancy metallic region;
4) again deposit the low k value dielectric layer that low k value medium reaches desired thickness;
5) photoetching and etching form metallic channel and redundancy metal groove again;
6) carry out the filling of wire metal and redundancy metal, complete metal level deposition;
7) metal level is carried out to cmp;
8) continue cmp low k value dielectric layer and metal mixed layer, further remove redundancy metal.
2. a kind of manufacturing process of removing redundant metal filling of metal layer as claimed in claim 1, is characterized in that, the material of described etching barrier layer is carborundum, silicon nitride, silicon oxynitride, titanium, titanium nitride, titanium oxide, tantalum, tantalum nitride, tantalum oxide.
3. a kind of manufacturing process of removing redundant metal filling of metal layer as claimed in claim 1, is characterized in that, the thickness range of described etching barrier layer is between 1 nanometer to 1000 nanometer.
4. a kind of manufacturing process of removing redundant metal filling of metal layer as claimed in claim 4, is characterized in that, described redundancy metal groove is more shallow than metallic channel.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201110285105.2A CN102446828B (en) | 2011-09-23 | 2011-09-23 | Manufacturing process for removing redundant filled metal from metal layers |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201110285105.2A CN102446828B (en) | 2011-09-23 | 2011-09-23 | Manufacturing process for removing redundant filled metal from metal layers |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102446828A CN102446828A (en) | 2012-05-09 |
| CN102446828B true CN102446828B (en) | 2014-02-05 |
Family
ID=46009209
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201110285105.2A Active CN102446828B (en) | 2011-09-23 | 2011-09-23 | Manufacturing process for removing redundant filled metal from metal layers |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102446828B (en) |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6849549B1 (en) * | 2003-12-04 | 2005-02-01 | Taiwan Semiconductor Manufacturing Co., Ltd | Method for forming dummy structures for improved CMP and reduced capacitance |
| CN101231667A (en) * | 2007-01-22 | 2008-07-30 | 台湾积体电路制造股份有限公司 | Method of filling redundancy for semiconductor manufacturing process and semiconductor device |
| US7470630B1 (en) * | 2005-04-14 | 2008-12-30 | Altera Corporation | Approach to reduce parasitic capacitance from dummy fill |
| CN102117348A (en) * | 2009-12-31 | 2011-07-06 | 中国科学院微电子研究所 | Preprocessing method for realizing layout density homogenization by filling redundant metal |
| CN102130043A (en) * | 2010-12-30 | 2011-07-20 | 中国科学院微电子研究所 | Method for filling redundant metal |
-
2011
- 2011-09-23 CN CN201110285105.2A patent/CN102446828B/en active Active
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6849549B1 (en) * | 2003-12-04 | 2005-02-01 | Taiwan Semiconductor Manufacturing Co., Ltd | Method for forming dummy structures for improved CMP and reduced capacitance |
| US7470630B1 (en) * | 2005-04-14 | 2008-12-30 | Altera Corporation | Approach to reduce parasitic capacitance from dummy fill |
| CN101231667A (en) * | 2007-01-22 | 2008-07-30 | 台湾积体电路制造股份有限公司 | Method of filling redundancy for semiconductor manufacturing process and semiconductor device |
| CN102117348A (en) * | 2009-12-31 | 2011-07-06 | 中国科学院微电子研究所 | Preprocessing method for realizing layout density homogenization by filling redundant metal |
| CN102130043A (en) * | 2010-12-30 | 2011-07-20 | 中国科学院微电子研究所 | Method for filling redundant metal |
Also Published As
| Publication number | Publication date |
|---|---|
| CN102446828A (en) | 2012-05-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US20080108219A1 (en) | Semiconductor interconnect and method of making same | |
| CN102446827A (en) | Manufacture process of removing redundant metal filling of metal layer | |
| CN102364673A (en) | Method for forming copper interconnection structure | |
| CN104576764A (en) | Integrated passive device and manufacturing method thereof | |
| JP2004214649A (en) | Method for forming mimcap (metal, insulator, metal capacitor) and resistor to same level | |
| CN108183087B (en) | Method for forming stress reduction device | |
| KR102274848B1 (en) | Barrier layer removal method and semiconductor structure forming method | |
| CN102569176A (en) | Method for preparing dual Damascene structure | |
| CN103972156B (en) | Semiconductor interconnection structure and preparation method thereof | |
| CN102779782A (en) | Preparation process of dual damascene shallow dummy metal | |
| CN102446825A (en) | Manufacturing technology for removing redundant metal filler of metal layer | |
| CN102446828B (en) | Manufacturing process for removing redundant filled metal from metal layers | |
| CN102456615B (en) | Manufacturing process of removing metal layer redundancy metal filling | |
| CN104022070A (en) | Forming method of interconnection structure | |
| JP2010165864A (en) | Semiconductor device manufacturing method | |
| CN102339791B (en) | Manufacture method of semiconductor device | |
| CN102339790A (en) | Manufacture method of semiconductor device | |
| CN102354682B (en) | Method for manufacturing semiconductor device | |
| CN102332399A (en) | Chemically mechanical polishing method of ultra-low dielectric material | |
| JPH11163142A (en) | Multilevel conductive structure, forming method thereof, and dynamic random access memory circuit | |
| CN102969271A (en) | Semiconductor device and production method thereof | |
| CN102969270A (en) | Semiconductor device and production method thereof | |
| CN102361019A (en) | Method for manufacturing semiconductor device | |
| CN102339793A (en) | Manufacture method of semiconductor device | |
| CN104022071A (en) | Forming method of interconnection structure |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |