CN102412842A - Method and device for encoding low-density parity check code - Google Patents
Method and device for encoding low-density parity check code Download PDFInfo
- Publication number
- CN102412842A CN102412842A CN2010102933236A CN201010293323A CN102412842A CN 102412842 A CN102412842 A CN 102412842A CN 2010102933236 A CN2010102933236 A CN 2010102933236A CN 201010293323 A CN201010293323 A CN 201010293323A CN 102412842 A CN102412842 A CN 102412842A
- Authority
- CN
- China
- Prior art keywords
- sign indicating
- indicating number
- matrix
- code word
- bit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
- H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
- H03M13/1148—Structural properties of the code parity-check or generator matrix
- H03M13/116—Quasi-cyclic LDPC [QC-LDPC] codes, i.e. the parity-check matrix being composed of permutation or circulant sub-matrices
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/63—Joint error correction and other techniques
- H03M13/635—Error control coding in combination with rate matching
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/65—Purpose and implementation aspects
- H03M13/6508—Flexibility, adaptability, parametrability and configurability of the implementation
- H03M13/6516—Support of multiple code parameters, e.g. generalized Reed-Solomon decoder for a variety of generator polynomials or Galois fields
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/65—Purpose and implementation aspects
- H03M13/6522—Intended application, e.g. transmission or communication standard
- H03M13/6527—IEEE 802.11 [WLAN]
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/65—Purpose and implementation aspects
- H03M13/6577—Representation or format of variables, register sizes or word-lengths and quantization
- H03M13/658—Scaling by multiplication or division
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/65—Purpose and implementation aspects
- H03M13/6577—Representation or format of variables, register sizes or word-lengths and quantization
- H03M13/6591—Truncation, saturation and clamping
Landscapes
- Physics & Mathematics (AREA)
- Probability & Statistics with Applications (AREA)
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Mathematical Physics (AREA)
- Compression Or Coding Systems Of Tv Signals (AREA)
- Error Detection And Correction (AREA)
Abstract
The invention provides a method and device for encoding a low-density parity check code. The method comprises the following steps of: comparing a mother code rate and a transmission code rate which are supported by a uniform basic matrix; determining the length K'of an input information grouping bit according to a comparison result; determining an encoding matrix of the low-density parity check (LDPC) code according to the uniform basic matrix and an expansion factor; determining an information bit to be encoded according to the received information grouping bit with the length of K'; and performing LDPC encoding on the information bit to be encoded by using the encoding matrix, and processing a mother code word bit obtained through encoding to acquire a code word bit to be transmitted. By the method and device for encoding the LDPC code, the basic matrix and the expansion factor are determined; the input information grouping length is determined or the encoding matrix is processed according to the received transmission code rate, so the code word which is in accordance with the transmission code rate can be acquired; on the basis of the optimal performance, the changeability of the code rate is realized; furthermore, the hardware design complexity is reduced and the cost is lower.
Description
Technical field
The present invention relates to digital communicating field, relate in particular to a kind of coding method and device of low density parity check code.
Background technology
At present, digital communication system is the communication system of using always.As shown in Figure 1, digital communication system is made up of transmitting terminal, channel and receiving terminal, and wherein, transmitting terminal generally includes information source, source encoder, channel encoder and modulator parts such as (or writing units); Receiving terminal generally includes demodulator (or sensing element), channel decoder, source decoder and the stay of two nights; There is channel (or storage medium) between transmitting terminal and the receiving terminal; And exist noise source in the channel in digital communication system; And channel code chain (comprising channel decoding, modulation etc.) is the most critical technology of whole digital communication physical layer, and it has determined the validity and the reliability of the transmission of digital communication system bottom.
Channel encoder is in order to resist various noises and interference in the transmission course, and through increasing redundant information artificially, the system that makes has the ability of automatic correction mistake, thus the reliability of guarantee information transmission.Low-density checksum (Low Density Parity Check; LDPC) sign indicating number is the one type of linear block codes that can use very sparse parity matrix or bipartite graph definition; Utilize the sparse property of its check matrix just; Could realize the coding and decoding of low complex degree, thereby make LDPC move towards practicability.
The parity check matrix H of a M * N has defined the constraint that each code word with N bit satisfies M parity check collection, in the N bit codewords that promptly coding obtains, has the check digit of M bit, an information bit of N-M bit.If the parity check matrix H of LDPC sign indicating number is (m
b* z) * (n
b* z) matrix, it is by m
b* n
bIndividual matrix in block form constitutes, and each matrix in block form all is the different powers of the basic permutation matrix of z * z, and when basic permutation matrix was unit matrix, they all were the cyclic shift matrices of unit matrix, as move to right, and have following form:
Just can each matrix in block form of unique identification through such power time
; Time available 0 expression of the power of unit matrix, the power of null matrix is represented with-1.Like this, if all use its power to replace each matrix in block form of H, just obtain a m
b* n
bPower submatrix H
bHere define H
bBe the basis matrix of H, H is called H
bExtended matrix.When actual coding, the columns=N/n of z=code length/basis matrix
b, be called spreading factor.For example, matrix
Can use following parameter z, one 2 * 4 basis matrix H
bThe i.e. unit matrix expansion of a z * z obtains with basic permutation matrix,
Z=3 with
Therefore, encoder that also we can say the LDPC sign indicating number is by basis matrix H
b, spreading factor z and the unique generation of basic permutation matrix.
If for each different spreading factor, LDPC adopts a basis matrix, so for each different code length; The coder of LDPC sign indicating number all need be stored a basis matrix; When code length is a variety of, just need a lot of basis matrixs of storage, consider problems such as storage with regard to needs.Therefore; When needing to realize becoming code length; The LDPC sign indicating number of multiple code length can use the basis matrix of same form in the certain limit of same code check; When we call unified basis matrix
different code length to this matrix;
revised and expand; Can obtain parity check matrix H, make the coder that generates go for the variable occasion of code length.
Wherein, correction is to utilize the spreading factor of different code length to basis matrix H
bOr unified basis matrix
In nonnegative value revise, make to revise the back element value less than the spreading factor value under this code length.
This is because H
bOr
In element represented the power time of basic permutation matrix, and basic permutation matrix, the i.e. unit matrix of z * z; Every circulation primary; Be equivalent to one of unit matrix ring shift right, i.e. unit matrix ring shift right one row, so the maximum cyclic shifts of basic circular matrix z-1 time; If circulation z time, the still unit matrix that obtains is equal to nothing and carries out cyclic shift.Correction algorithm has a variety of, for example, can adopt delivery (mod), round (scale+floor) or round off (scale+round) etc., establishes P
IjBe basis matrix H
bIn the non-negative element of the capable j of i row, P '
IjBe revised basis matrix
In the non-negative element of the capable j of i row, have:
For delivery (mod) algorithm:
For (scale+round) algorithm that rounds off:
Wherein, z is the corresponding spreading factor of current code length, i.e. the line number of piecemeal square formation or columns, z
MaxFor maximum is supported code length N
MaxCorresponding spreading factor.Mod is a modulo operation;
rounds operation under being, Round is the operation that rounds up.
For example, for the LDPC sign indicating number of code length 1152 bits, establish its basis matrix H
bCertain non-negative element be 93, the maximum code length of establishing its support is 2304, the size of basis matrix is 12 * 24, it is carried out correction result be:
For delivery (mod) algorithm:
For (scale+round) algorithm that rounds off:
The LDPC sign indicating number of this specific code check variable code length is because the basis matrix with same form; So can use an encoder/decoder fully, wherein the basis matrix of its same form also can be called unified basis matrix
The size of supposing the parity check matrix H of a LDPC sign indicating number is (m
b* z) * (n
b* z), unified basis matrix
Size be m
b* n
b, female sign indicating number code check R of supporting of this LDPC sign indicating number then
m=(n
b-m
b)/n
bIf the information block length of input is K ', obtain the code word bits to be transmitted that length is N ' through after a series of processing, then claim transmission code rate R
Tx=K '/N '.
In IEEE802.16e, the code check of LDPC sign indicating number support is 1/2,2/3,3/4,5/6, in the encoding scheme of existing LDPC sign indicating number; Usually adopt the LDPC encoder matrix H of different female sign indicating number code checks; To guarantee that the LDPC sign indicating number has to a certain degree code check and performance flexibly, at this moment, four basis matrix H will occur
b, on hardware, need a plurality of LDPC coders, can roll up the realization cost of hardware; Perhaps realize the coding and decoding of different code checks, but hardware designs can be very complicated, can roll up hard-wired cost equally with an encoder/decoder that can adapt to multiple female sign indicating number code check.
Summary of the invention
In view of this, main purpose of the present invention is to provide a kind of coding method and device of LDPC sign indicating number, has realized the coding of the LDPC sign indicating number of any variable bit rate.
For achieving the above object, technical scheme of the present invention is achieved in that
A kind of coding method of low-density checksum LDPC sign indicating number, said method comprises the steps:
The female sign indicating number code check that relatively more unified basis matrix is supported and the size of transmission code rate based on comparative result, are confirmed the length K of input information block bit ';
Confirm the encoder matrix of LDPC sign indicating number according to unifying basis matrix and spreading factor;
Length by receiving is the information block bit of K ', confirms information bit to be encoded;
Utilize said encoder matrix to treat the information encoded bit and carry out the LDPC coding, and female sign indicating number code word bits that coding obtains is handled, obtain code word bits waiting for transmission.
Said method also comprises: unified basis matrix and spreading factor that the LDPC sign indicating number is set.
Also comprise before the female sign indicating number code check of said relatively more unified basis matrix support and the size of transmission code rate: receive current transmission code rate;
Said according to comparative result, confirm the length K of input information packet bit ' be:
Work as R
Tx>=R
mThe time, confirm the length K of information block ' be (n
b-m
b) * z; Work as R
Tx<R
mThe time, the length of confirming the information block bit is K '=func (m
b* z * R
Tx/ (1-R
Tx)) or K '=func (m
b* z/ (1-R
Tx))-m
b* z or K '=func (func (m
b* z/ (1-R
Tx)) * R
Tx);
Wherein, R
TxBe transmission code rate, R
mBe female sign indicating number code check, m
b, n
bBe respectively the line number and the columns of unified basis matrix, z is a spreading factor, and func (x) is a kind of of number, round numbers downwards or the round numbers of rounding off that x is rounded up.
Said based on unified basis matrix and spreading factor, confirm that the encoder matrix of LDPC sign indicating number is:
Unified basis matrix is revised,, utilized the unit matrix of z * z that the basis matrix that correction obtains is expanded, obtain the encoder matrix of LDPC sign indicating number according to spreading factor z.
Said is the information block bit of K ' by the length that receives, and confirms that information bit to be encoded is:
Work as R
Tx>=R
mThe time, be that the information block bit of K ' is directly as information bit to be encoded with the length that receives; Work as R
Tx<R
mThe time,, length adds filling bit in being the information block bit of K ', and formation length is k
bThe information bit to be encoded of * z.
Said female sign indicating number code word bits that coding is obtained is treated to:
Female sign indicating number code word to coding obtains is reset, and the female sign indicating number code word bits before wherein resetting is A
0, A
1..., A
Nb * z-1, the female sign indicating number code word bits after the rearrangement is B
0, B
1..., B
Nb * z-1Rearrangement formulae is:
Wherein, k
b=n
b-m
b, PV representes code word rearrangement vector, its element set is { n
b-m
b, n
b-m
b+ 1, n
b-m
b+ 2 ..., n
b-1}, index is the element of x in PV (x) the expression PV vector, x is a nonnegative integer;
Work as R
Tx>=R
mThe time, the female sign indicating number code word bits B after resetting
0, B
1..., B
Nb * z-1According to index get successively from small to large func (K '/R
Tx) individual bit, as code word bits waiting for transmission;
Work as R
Tx<R
mThe time, with the said k that adds
bThe female sign indicating number code word bits B of the individual filling bit of * z-K ' after reset
0, B
1, B
Nb * z-1In systematic bits in delete, remaining female sign indicating number code word bits is as code word bits waiting for transmission.
The encoder matrix of said definite LDPC sign indicating number is:
Unified basis matrix is revised,, utilized the unit matrix of z * z that the basis matrix that correction obtains is expanded, obtain the extended matrix of LDPC sign indicating number according to spreading factor z;
Work as R
Tx>=R
mThe time, with the encoder matrix of extended matrix as the LDPC sign indicating number; Work as R
Tx<R
mThe time, the func (m on intercepting extended matrix the right
b* z/ (1-R
Tx)) row, the matrix that intercepting is obtained is as the encoder matrix of LDPC sign indicating number; Perhaps,
Work as R
Tx>=R
mThe time, according to spreading factor z, utilize the unit matrix of z * z that the basis matrix that correction obtains is expanded, obtain the encoder matrix of LDPC sign indicating number; Work as R
Tx<R
mThe time, the k ' on the revised basis matrix of intercepting the right
b+ m
bRow according to spreading factor z, utilize the unit matrix of z * z that the matrix that intercepting obtains is expanded, and obtain the encoder matrix of LDPC sign indicating number.
Said is the information block bit of K ' by the length that receives, and confirms that information bit to be encoded is: with length is that the information block bit of K ' is directly as information bit to be encoded.
Said female sign indicating number code word bits that coding is obtained is treated to:
Female sign indicating number code word to coding obtains is reset, and the female sign indicating number code word bits after the female sign indicating number code word bits before wherein resetting is reset for
for
rearrangement formulae is:
wherein;
PV representes code word rearrangement vector; Its element set is the element of x for index in
PV (x) expression PV vector; X is a nonnegative integer, and wherein
expression is to the x number that rounds up;
Work as R
Tx>=R
mThe time, the female sign indicating number code word bits after resetting
According to index get successively from small to large func (K '/R
Tx) individual bit, as code word bits waiting for transmission;
Work as R
Tx<R
mThe time, directly will be from the female sign indicating number code word bits after resetting
As code word bits waiting for transmission.
A kind of code device of LDPC sign indicating number comprises coding unit, and said device also comprises: comparing unit, packet bit confirm that unit, encoder matrix confirm that unit, information bit confirm unit and code word processing unit; Wherein,
Comparing unit is used for the female sign indicating number code check of relatively more unified basis matrix support and the size of transmission code rate;
Packet bit is confirmed the unit, is used for the comparative result according to comparing unit, confirms the length K of input information packet bit ';
Encoder matrix is confirmed the unit, is used for confirming the encoder matrix of LDPC sign indicating number based on unifying basis matrix and spreading factor;
Information bit is confirmed the unit, is used for receiving obtaining the information block bit that length is K ', and confirms information bit to be encoded, and it is transferred to coding unit;
The code word processing unit is used for that coding unit is carried out the female sign indicating number code word that LDPC coding obtains and handles, and obtains code word bits waiting for transmission.
Said device also comprises: the unit is set, is used to be provided with the unified basis matrix and the spreading factor of LDPC sign indicating number.
Said device also comprises input unit, is used to receive current transmission code rate;
Said packet bit confirms that the comparative result that the unit specifically is used for when comparing unit is R
Tx>=R
mThe time, confirm the length K of information block bit ' be (n
b-m
b) * z; When the comparative result of comparing unit is R
Tx<R
mThe time, the length of confirming the information block bit is K '=func (m
b* z * R
Tx/ (1-R
Tx)) or K '=func (m
b* z/ (1-R
Tx))-m
b* z or K '=func (func (m
b* z/ (1-R
Tx)) * R
Tx); Wherein, R
TxBe transmission code rate, R
mBe female sign indicating number code check, m
b, n
bBe respectively the line number and the columns of unified basis matrix, z is a spreading factor, and func (x) is a kind of of number, round numbers downwards or the round numbers of rounding off that x is rounded up.
Said encoder matrix confirms that the unit specifically is used for said unified basis matrix is revised, and according to spreading factor z, utilizes the unit matrix of z * z that the basis matrix that correction obtains is expanded, and obtains the encoder matrix of LDPC sign indicating number.
Said information bit confirms that the comparative result that the unit specifically is used for when comparing unit is R
Tx>=R
mThe time, be that the information block bit of K ' is directly as information bit to be encoded with the length that receives; When the comparative result of comparing unit is R
Tx<R
mThe time,, length adds filling bit in being the information block bit of K ', and formation length is k
bThe information bit to be encoded of * z.
Said code word processing unit specifically is used for female sign indicating number code word that the coding unit coding obtains is reset, and the female sign indicating number code word bits before wherein resetting is A
0, A
1..., A
Nb * z-1, the female sign indicating number code word bits after the rearrangement is B
0, B
1..., B
Nb * z-1Rearrangement formulae is:
Wherein, k
b=n
b-m
b, PV representes code word rearrangement vector, its element set is { n
b-m
b, n
b-m
b+ 1, n
b-m
b+ 2 ..., n
b-1}, index is the element of x in PV (x) the expression PV vector, x is a nonnegative integer;
When the comparative result of comparing unit is R
Tx>=R
mThe time, the female sign indicating number code word bits B after resetting
0, B
1..., B
Nb * z-1According to index get successively from small to large func (K '/R
Tx) individual bit, as code word bits waiting for transmission;
When the comparative result of comparing unit is R
Tx<R
mThe time, with the said k that adds
bThe female sign indicating number code word bits B of the individual filling bit of * z-K ' after reset
0, B
1..., B
Nb * z-1In systematic bits in delete, remaining female sign indicating number code word bits is as code word bits waiting for transmission.
Said encoder matrix confirms that the unit specifically is used for unified basis matrix is revised, and according to spreading factor z, utilizes the unit matrix of z * z that the basis matrix that correction obtains is expanded, and obtains the extended matrix of LDPC sign indicating number; When the comparative result of comparing unit is R
Tx>=R
mThe time, with the encoder matrix of extended matrix as the LDPC sign indicating number; When the comparative result of comparing unit is R
Tx<R
mThe time, the func (m on intercepting extended matrix the right
b* z/ (1-R
Tx)) row, the matrix that intercepting is obtained is as the encoder matrix of LDPC sign indicating number; Or
During for positive integer, unified basis matrix is revised, obtained revised basis matrix; When the comparative result of comparing unit is R
Tx>=R
mThe time, according to spreading factor z, utilize the unit matrix of z * z that the basis matrix that correction obtains is expanded, obtain the encoder matrix of LDPC sign indicating number; When the comparative result of comparing unit is R
Tx<R
mThe time, the k ' on the revised basis matrix of intercepting the right
b+ m
bRow according to spreading factor z, utilize the unit matrix of z * z that the matrix that intercepting obtains is expanded, and obtain the encoder matrix of LDPC sign indicating number.
Said information bit confirms that it is that the information block bit of K ' is directly as information bit to be encoded that the unit specifically is used for the length that receives.
Said code word processing unit specifically is used for female sign indicating number code word that coding unit obtains is reset, and the female sign indicating number code word bits after the female sign indicating number code word bits before wherein resetting is reset for
for
rearrangement formulae is:
wherein;
PV representes code word rearrangement vector; Its element set is the element of x for index in
PV (x) expression PV vector, and x is a nonnegative integer;
When the comparative result of comparing unit is R
Tx>=R
mThe time, the female sign indicating number code word bits after resetting
According to index get successively from small to large func (K '/R
Tx) individual bit, as code word bits waiting for transmission;
When the comparative result of comparing unit is R
Tx<R
mThe time, directly will be from the female sign indicating number code word bits after resetting
As code word bits waiting for transmission.
The coding method of LDPC sign indicating number provided by the invention and device; Confirm a basis matrix and spreading factor; Carry out the processing of confirming of input information block length or encoder matrix according to the transmission code rate that receives, be met the code word of aforementioned transmission code rate, on the basis of best performance, realized the changeability of code check; Reduced the complexity of hardware designs when realizing different code check, and realized that cost is lower.
Description of drawings
Fig. 1 is the structured flowchart of digital communication system;
Fig. 2 is the realization flow sketch map of the coding method of LDPC sign indicating number provided by the invention;
Fig. 3 is the schematic flow sheet of embodiment one of the coding method of LDPC sign indicating number provided by the invention;
Fig. 4 is the schematic flow sheet of embodiment two of the coding method of LDPC sign indicating number provided by the invention;
Fig. 5 is the structured flowchart of the code device of LDPC sign indicating number provided by the invention.
Embodiment
Basic thought of the present invention is: the female sign indicating number code check that relatively more unified basis matrix is supported and the size of transmission code rate, according to comparative result, confirm the length K of input information packet bit '; Confirm the encoder matrix of LDPC sign indicating number according to unifying basis matrix and spreading factor; Length by receiving is the information block bit of K ', confirms information bit to be encoded; Utilize said encoder matrix to treat the information encoded bit and carry out the LDPC coding, and female sign indicating number code word bits that coding obtains is handled, obtain code word bits waiting for transmission.
For making the object of the invention, technical scheme and advantage clearer, below lift embodiment and, the present invention is further explained with reference to accompanying drawing.
Fig. 2 shows the flow process of the coding method of LDPC sign indicating number provided by the invention, and is as shown in Figure 2, and said method comprises the steps:
S201, the unified basis matrix
and the spreading factor z of the LDPC sign indicating number of the fixed size that the reception user confirms;
In this step, the user can confirm according to the actual requirements that a size is m
b* n
bUnified basis matrix
With largest extension factor z
Max, m wherein
b, n
b, z
MaxBe positive integer, make k
b=n
b-m
b, then obtain
Female sign indicating number code check of supporting is R
m=(n
b-m
b)/n
b=k
b/ n
bAnd confirm spreading factor z according to the coding code length of digital communication system in transmission, usually, realize for the ease of hardware, spreading factor z be generally 2 power or 2 power positive integer doubly.
S202 receives current transmission code rate R
Tx, compare R
TxAnd R
mSize, according to comparative result, confirm the length K of input information packet bit ';
In this step, work as R
Tx>=R
mThe time, then the length K of information block '=k
b* z=(n
b-m
b) * z; Work as R
Tx<R
mThe time, the m that then encodes and generate
bThe check bit of * z all can be transmitted, so information block length K ' can be by the check bit length m
b* z and transmission code rate R
TxConfirm, so K ', m
b* z and R
TxRelation can but be not limited to use following formulate:
Or
Or
Therefore, K ' can but be not limited to following formulate: K '=func (m
b* z * R
Tx/ (1-R
Tx)) or K '=func (m
b* z/ (1-R
Tx))-m
b* z or K '=func (func (m
b* z/ (1-R
Tx)) * R
Tx); Wherein func (x) can represent a kind of of number, round numbers downwards or the round numbers of rounding off that round up to x.
S203, according to spreading factor z with
Confirm the encoder matrix H of LDPC sign indicating number
Bz
In this step, at first utilize above-mentioned correction algorithm and z right
Revise, obtain revised basis matrix
According to
Obtain (m with the unit matrix expansion of z and z * z
b* z) * (n
b* z) LDPC matrix
Among the present invention both can with
Encoder matrix H as the LDPC sign indicating number
Bz, also can be according to R
TxAnd R
mComparative result, right
Carry out intercepting, obtain the encoder matrix H of LDPC sign indicating number
Bz
S204 is the information block bit of K ' by the length that receives, and confirms information bit to be encoded;
Particularly, according to encoder matrix H
BzSize and R
TxAnd R
mComparative result, the information block bit is handled, obtain information bit to be encoded.
S205 is through encoder matrix H
BzTreat the information encoded bit and carry out the LDPC coding, obtain female sign indicating number code word bits, female sign indicating number code word bits is handled, obtain code word bits waiting for transmission.
Particularly, according to transmission code rate R
TxCan confirm the length of code word bits waiting for transmission,, the surplus code word bits waiting for transmission that obtains is reset, shortens or deleted to female sign indicating number code word according to the length of the code word bits of confirming waiting for transmission.
Fig. 3 shows the realization flow of embodiment one of the coding method of LDPC sign indicating number provided by the invention, and as shown in Figure 3, said method comprises the steps:
S301~S302, the unified basis matrix of the LDPC sign indicating number of the fixed size that the reception user confirms
With largest extension factor z
Max, and confirm spreading factor z according to needed coding code length, carry out S305 then;
In this step, the user can confirm according to the actual requirements that a size is m
b* n
bUnified basis matrix
With largest extension factor z
Max, m wherein
b, n
b, z
MaxBe positive integer, make k
b=n
b-m
b, then obtain
Female sign indicating number code check of supporting is R
m=(n
b-m
b)/n
b=k
b/ n
bAnd confirm spreading factor z according to digital communication system needed coding code length in transmission, usually, realize for the ease of hardware, spreading factor z be generally 2 power or 2 power positive integer doubly.
S303~S304 receives current transmission code rate R
Tx, compare R
TxAnd R
mSize, according to comparative result, confirm the length K of input information packet bit ';
In this step, work as R
Tx>=R
mThe time, then the length K of information block '=k
b* z=(n
b-m
b) * z; Work as R
Tx<R
mThe time, the m that then encodes and generate
bThe check bit of * z all can be transmitted, so information block length K ' can be by the check bit length m
b* z and transmission code rate R
TxConfirm, so K ', m
b* z and R
TxRelation can but be not limited to use following formulate:
Or
Or
Therefore, K ' can but be not limited to following formulate: K '=func (m
b* z * R
Tx/ (1-R
Tx)) or K '=func (m
b* z/ (1-R
Tx))-m
b* z or K '=func (func (m
b* z/ (1-R
Tx)) * R
Tx); Wherein func (x) can represent a kind of of number, round numbers downwards or the round numbers of rounding off that round up to x.
S305 is to unified basis matrix
Revise, utilize the z expansion to obtain the encoder matrix H of LDPC sign indicating number
Bz, carry out S308 then;
In this step, at first utilize above-mentioned correction algorithm and z right
Revise, obtain revised basis matrix
According to
Obtain (m with the unit matrix expansion of z and z * z
b* z) * (n
b* z) LDPC matrix
And with matrix
Encoder matrix H as the LDPC sign indicating number
Bz
S306~S307 is the information block bit of K ' by the length that receives, and confirms information bit to be encoded;
Particularly, work as R
Tx>=R
mThe time, be that the information block bit of K ' is directly as information bit to be encoded with the length that receives; Work as R
Tx<R
mThe time,, length adds filling bit in being the information block bit of K ', and formation length is k
bThe information bit to be encoded of * z, wherein add filling bit method can in information block bit front, back or mode such as alternate, the length of filling bit is k
b* z-K ', in addition, for subsequent treatment convenience, the k of filling
bThe individual bit of * z-K ' is preferably complete 0 bit, also can be complete 1 bit.
S308~S309 is through (m
b* z) * (n
b* z) encoder matrix H
BzTreat the information encoded bit and carry out the LDPC coding, obtain female sign indicating number code word bits, female sign indicating number code word bits is handled, obtain code word bits waiting for transmission.
Particularly, through encoder matrix H
BzLDPC coding, obtaining female sign indicating number code word bits length is N=n
b* z, the preceding k of wherein female sign indicating number code word bits
b* z bit is systematic bits, back m
b* z bit is check bit.
In order to improve the reliability of codeword transmission, can at first carry out code word and reset the female sign indicating number code word bits that obtains, the female sign indicating number code word bits before supposing to reset is A
0, A
1..., A
Nb * z-1, the female sign indicating number code word bits after code word is reset is B
0, B
1..., B
Nb * z-1, then code word is reset by following formulate:
Wherein, PV representes code word rearrangement vector, and PV comprises m
bIndividual different element, its element set are { n
b-m
b, n
b-m
b+ 1, n
b-m
b+ 2 ..., n
b-1}, and each element is different, index is the element of x in PV (x) the expression PV vector, wherein x is a nonnegative integer.
Work as R
Tx>=R
mThe time, delete surplus operation, promptly the female sign indicating number code word bits B that obtains after resetting
0, B
1..., B
Nb * z-1According to index get successively from small to large func (K '/R
Tx) individual bit, as code word bits waiting for transmission, wherein func (x) can represent to x round up number, round numbers downwards or the round numbers of rounding off-kind, specifically can select suitable operation to func (x) according to the applicable cases of reality.
Work as R
Tx<R
mThe time, shorten operation, with the k that adds among the S304
bFemale sign indicating number code word bits B that the individual filling bit of * z-K ' obtains after reset
0, B
1,, B
Nb * z-1In systematic bits in delete (for the carrying out of deletion action here, thus among the S304 preferably filling bit be complete 0 or complete 1 bit), remaining female sign indicating number code word bits is as code word bits waiting for transmission.
Below in conjunction with example, the embodiment one of the coding method of LDPC sign indicating number is specified:
Example one:
1, receives the unified basis matrix of one 4 * 24 the LDPC sign indicating number that the user confirms
With largest extension factor z
Max, z wherein
Max=96,
As follows:
Can draw m
b=4, n
b=24, k
b=n
b-m
b=24-4=20,
Female sign indicating number code check of supporting is R
m=(n
b-m
b)/n
b=k
b/ n
b=20/24=5/6=0.833 for the ease of the coding code length of realization and actual demand, confirms spreading factor z=3 * 2 in addition
5=96.
2, receive current transmission code rate R
Tx=0.78, compare R
TxAnd R
mSize because 0.78<0.833, therefore can pass through K '=ceil (m
b* z/ (1-R
Tx))-m
b* z, trying to achieve K ' is 1362, wherein ceil (x) expression is to the x number that rounds up.
3, through rounding (scale + floor) algorithm and extended correction factor z uniform basis matrix
get corrected fundamental matrix
is as follows:
According to
Expand the LDPC matrix that obtains (4 * 96) * (24 * 96) with the unit matrix of z=96 and z * z
And with matrix
Encoder matrix H as the LDPC sign indicating number
Bz
4, receive the information block bit that length is K ', because 0.78<0.833, i.e. R
Tx<R
m, be k with length
b* z-K '=558 complete 0 bit is filled into the front that length is the information block bit of K ', and obtaining length is k
bThe information bit to be encoded of * z=1920.
5, with the H of (4 * 96) * (24 * 96)
BzTo length is k
bThe information bit to be encoded of * z=1920 carries out the LDPC coding, and obtaining length is N=n
bFemale sign indicating number code word bits of * z=2304, wherein preceding 1920 bits are systematic bits, back 384 bits are check bit.
Female sign indicating number code word bits is carried out code word reset, the female sign indicating number code word bits before supposing to reset is A
0, A
1,, A
2303Female sign indicating number code word bits after code word is reset is B
0, B
1..., B
2303Then code word is reset by following formulate:
Wherein, PV representes code word rearrangement vector, PV={20,21,22,23}.Again because 0.78<0.833, i.e. R
Tx<R
m, female sign indicating number code word bits B that 558 complete 0 bits that are filled into information block bit front in 4 are obtained after reset
0, B
1..., B
2303In systematic bits in delete remaining female sign indicating number code word bits B
558, B
559..., B
2303As code word bits waiting for transmission.
Example two:
1, receives the unified basis matrix of one 4 * 24 the LDPC sign indicating number that the user confirms
With largest extension factor z
Max, z wherein
Max=96,
As follows:
Can obtain m
b=4, n
b=24, k
b=n
b-m
b=24-4=20,
Female sign indicating number code check of supporting is R
m=(n
b-m
b)/n
b=k
b/ n
b=20/24=5/6=0.833 for the ease of realizing, confirms spreading factor z=2 in addition
6=64.
2, receive current transmission code rate R
Tx=0.875, compare R
TxAnd R
mSize because 0.875>0.833, so information block length K '=k
b* z=1280.
3, through rounding (scale + floor) algorithm and extended correction factor z uniform basis matrix
get corrected fundamental matrix
is as follows:
According to
Expand the LDPC matrix that obtains (4 * 64) * (24 * 64) with the unit matrix of z=64 and z * z
And with matrix
Encoder matrix H as the LDPC sign indicating number
Bz
4, receive the information block bit that length is K '=1280, because 0.875>0.833, be K '=k with length
b* z=1280 information block bit is directly as information bit to be encoded.
5, with the H of (4 * 64) * (24 * 64)
BzTo length is K '=k
bThe information bit to be encoded of * z=1280 carries out the LDPC coding, and obtaining length is N=n
bFemale sign indicating number code word bits of * z=1536, wherein preceding 1280 bits are systematic bits, back 256 bits are check bit.
Female sign indicating number code word bits is carried out code word reset, the female sign indicating number code word bits before supposing to reset is A
0, A
1..., A
1535, the female sign indicating number code word bits after code word is reset is B
0, B
1..., B
1535, then code word is reset by following formulate:
Wherein, PV representes code word rearrangement vector, PV={20,21,22,23}.Owing to 0.875>0.833, belong to R again
Tx>=R
m, female sign indicating number code word bits B that rearrangement is obtained
0, B
1..., B
1535According to index get successively from small to large floor (K '/R
Tx)=1462 bit is promptly B
0, B
1..., B
1461As code word bits waiting for transmission, wherein, floor (x) representes the downward round numbers of x.
Fig. 4 shows the realization flow of embodiment two of the coding method of LDPC sign indicating number provided by the invention, and as shown in Figure 4, said method comprises the steps:
S401~S402, the unified basis matrix of the LDPC sign indicating number of the fixed size that the reception user confirms
With largest extension factor z
Max, and confirm spreading factor z according to needed coding code length;
In this step, the user can confirm according to the actual requirements that a size is m
b* n
bUnified basis matrix
With largest extension factor z
Max, m wherein
b, n
b, z
MaxBe positive integer, make k
b=n
b-m
b, then obtain
Female sign indicating number code check of supporting is R
m=(n
b-m
b)/n
b=k
b/ n
bAnd confirm spreading factor z according to the coding code length of digital communication system in transmission, usually, realize for the ease of hardware, spreading factor z be generally 2 power or 2 power positive integer doubly.
S403 receives current transmission code rate R
Tx, carry out S404 and S405 then respectively.
S404, relatively R
TxAnd R
mSize, according to comparative result, confirm the length K of input information packet bit ', carry out S406 then;
In this step, work as R
Tx>=R
mThe time, then the length K of information block '=k
b* z=(n
b-m
b) * z; Work as R
Tx<R
mThe time, the m that then encodes and generate
bThe check bit of * z all can be transmitted, so information block length K ' can be by the check bit length m
b* z and transmission code rate R
TxConfirm, so K ', m
b* z and R
TxRelation can but be not limited to use following formulate:
Or
Or
Therefore, K ' can but be not limited to following formulate: K '=func (m
b* z * R
Tx/ (1-R
Tx)) or K '=func (m
b* z/ (1-R
Tx))-m
b* z or K '=func (func (m
b* z/ (1-R
Tx)) * R
Tx); Wherein func (x) can represent a kind of of number, round numbers downwards or the round numbers of rounding off that round up to x.
S405 is to unified basis matrix
Revise, confirm the encoder matrix H of LDPC sign indicating number
Bz, carry out S407 then;
In this step, at first utilize above-mentioned correction algorithm and z right
Revise, obtain revised basis matrix
According to
Obtain (m with the unit matrix expansion of z and z * z
b* z) * (n
b* z) LDPC extended matrix
Work as R
Tx>=R
mThe time, then with extended matrix
Encoder matrix H as the LDPC sign indicating number
BzWork as R
Tx<R
mThe time, through intercepting
Func (the m on the right
b* z/ (1-R
Tx)) row, obtain size and be (m
b* z) * func (m
b* z/ (1-R
Tx)) encoder matrix H
BzAgain
Therefore, this moment the LDPC sign indicating number encoder matrix H
BzSize be (m
b* z) * (K '+m
b* z).
In addition, when
During for positive integer, in this step to unified basis matrix
Revise and obtain
After, also can be according to R
TxAnd R
mComparative result, to revised basis matrix
After handling, utilize spreading factor z to expand, obtain the encoder matrix H of LDPC sign indicating number
Bz
Particularly, work as R
Tx>=R
mThe time, to revised basis matrix
Expand, obtain encoder matrix H
Bz, concrete and said method obtains encoder matrix H
BzProcess identical, repeat no more;
Work as R
Tx<R
mThe time, through intercepting
The k ' on the right
b+ m
bRow obtain size and are m
b* (k '
b+ m
b) matrix
According to
With spreading factor z, expansion obtains (m
b* z) * ((k '
b+ m
bThe encoder matrix H of the LDPC sign indicating number of) * z)
BzAmong the S403, work as R again
Tx<R
mThe time,
Again
Be positive integer, therefore can obtain,
Promptly
So the time, the encoder matrix H of the LDPC sign indicating number that obtains
BzSize also be (m
b* z) * (K '+m
b* z).
S406, receiving length is the information block bit of K ', and with the information block bit directly as information bit to be encoded;
S407~S408 is through encoder matrix H
BzTreat the information encoded bit and carry out the LDPC coding, obtain female sign indicating number code word bits, female sign indicating number code word bits is handled, obtain code word bits waiting for transmission.
Particularly, work as R
Tx>=R
mThe time, be (m through size
b* z) * (n
b* z) the encoder matrix matrix H of LDPC sign indicating number
BzTreat the information encoded bit and carry out the LDPC coding, the length of the female sign indicating number code word bits that obtains is N=K '+m
b* z=n
b* z, the individual bit of preceding K ' of wherein female sign indicating number code word bits is a systematic bits, back m
b* z bit is check bit, and wherein, information bit length to be encoded is K '=k
b* z=(n
b-m
b) * z.
In order to improve the reliability of codeword transmission; At first a female sign indicating number code word bits that obtains is carried out code word and resets, the female sign indicating number code word bits before suppose to reset for the female sign indicating number code word bits of
code word after resetting for
then the code word rearrangement by following formulate:
Wherein,
PV representes code word rearrangement vector, and PV comprises m
bIndividual different element, its element set does
And each element is different, and index is the element of x in PV (x) the expression PV vector, and wherein x is a nonnegative integer.
Work as R
Tx>=R
mThe time, delete surplus operation, promptly the female sign indicating number code word bits that obtains after resetting
According to index get successively from small to large func (K '/R
Tx) individual bit, as code word bits waiting for transmission, promptly
Be code word bits waiting for transmission.Wherein func (x) can represent a kind of of number, round numbers downwards or the round numbers of rounding off that round up to x, specifically can select suitable operation to func (x) according to the applicable cases of reality.
Work as R
Tx<R
mThe time, owing to obtaining encoder matrix H among the S403
BzCarried out intercept operation in the process, so can be with the female sign indicating number code word bits that obtains after resetting
As code word bits waiting for transmission.
Below in conjunction with example, the embodiment two of the coding method of LDPC sign indicating number is specified:
Example three:
1, receives the unified basis matrix of one 6 * 24 the LDPC sign indicating number that the user confirms
With largest extension factor z
Max, z wherein
Max=96,
As follows:
Can draw m
b=6, n
b=24, k
b=n
b-m
b=24-6=18,
Female sign indicating number code check of supporting is R
m=(n
b-m
b)/n
b=k
b/ n
b=18/24=3/4=0.75 for the ease of the coding code length of realization and actual demand, confirms spreading factor z=3 * 2 in addition
5=96.
2, receive current transmission code rate R
Tx=0.9, compare R
TxAnd R
mSize because 0.9>0.75, so information block length K '=k
b* z=1728.
3, through rounding (scale + floor) algorithm and extended correction factor z uniform basis matrix
get corrected fundamental matrix
is as follows:
According to
Expand the LDPC matrix that obtains (6 * 96) * (24 * 96) with the unit matrix of z=96 and z * z
Again 0.9>0.75, then with matrix
Encoder matrix H as the LDPC sign indicating number
Bz
4, receive the information block bit that length is K '=1728, and be K '=k length
b* z=1728 information block bit is directly as information bit to be encoded.
5, with the H of (6 * 96) * (24 * 96)
BzTo length is K '=k
bThe information bit to be encoded of * z=1728 carries out the LDPC coding, and obtaining length is N=K '+m
b* z=n
bFemale sign indicating number code word bits of * z=2304, wherein preceding 1728 bits are systematic bits, back 576 bits are check bit.
Female sign indicating number code word bits is carried out code word reset, the female sign indicating number code word bits before supposing to reset is A
0, A
1..., A
2303, the female sign indicating number code word bits after code word is reset is B
0, B
1..., B
2303, then code word is reset by following formulate:
Wherein,
PV representes code word rearrangement vector, PV={18,19; 20; 21,22,23}.Owing to 0.9>0.75, belong to R again
Tx>=R
m, female sign indicating number code word bits B that rearrangement is obtained
0, B
1..., B
2303According to index get successively from small to large ceil (K '/R
Tx)=1920 bit is promptly B
0, B
1..., B
1919As code word bits waiting for transmission, wherein, ceil (x) expression is to the x number that rounds up.
Example four:
1, receives the unified basis matrix of one 6 * 24 the LDPC sign indicating number that the user confirms
With largest extension factor z
Max, z wherein
Max=96,
As follows:
Can draw m
b=6, n
b=24, k
b=n
b-m
b=24-6=18,
Female sign indicating number code check of supporting is R
m=(n
b-m
b)/n
b=k
b/ n
b=18/24=3/4=0.75 for the ease of the coding code length of realization and actual demand, confirms spreading factor z=2 in addition
6=64.
2, receive current transmission code rate R
Tx=0.6, compare R
TxAnd R
mSize because 0.6<0.75, therefore can pass through K '=ceil (m
b* z/ (1-R
Tx))-m
b* z, trying to achieve K ' is 576, wherein ceil (x) expression is to the x number that rounds up.
3, through rounding (scale + floor) algorithm and extended correction factor z uniform basis matrix
get corrected fundamental matrix
is as follows:
According to
Expand the LDPC matrix that obtains (6 * 64) * (24 * 64) with the unit matrix of z=64 and z * z
Again because 0.6<0.75, so intercepting
Ceil (the m on the right
b* z/ (1-R
Tx))=960 row, obtain size and be the encoder matrix H of (6 * 64) * 960
Bz
In addition, this step can also be handled like this: obtain revised basis matrix
Again because 0.6<0.75,
Intercepting
The k ' on the right
b+ m
b=9+6=15 row obtain size and are 6 * (9+6) matrix
According to
Expand the LDPC encoder matrix H that obtains (6 * 64) * (15 * 64) with the unit matrix of z=64 and z * z
Bz
4, receive the information block bit that length is K ', and be that the information block bit of K '=576 is directly as information bit to be encoded length.
5, with the H of (6 * 64) * (15 * 64)
BzTo length is that the information bit to be encoded of K '=576 carries out the LDPC coding, and obtaining length is N=K '+m
b* z=n
bFemale sign indicating number code word bits of * z=960, wherein preceding 576 bits are systematic bits, back 384 bits are check bit.
Female sign indicating number code word bits is carried out code word reset, the female sign indicating number code word bits before supposing to reset is A
0, A
1..., A
959, the female sign indicating number code word bits after code word is reset is B
0, B
1..., B
959, then code word is reset by following formulate:
Wherein,
PV representes code word rearrangement vector, PV={9,10; 11; 12,13,14}.Again because 0.6<0.75, i.e. R
Tx<R
m, owing to obtaining encoder matrix H in 3
BzCarried out intercept operation in the process, so can be with the female sign indicating number code word bits B that obtains after resetting
0, B
1..., B
959As code word bits waiting for transmission.
Fig. 5 shows the structure of the code device of LDPC sign indicating number provided by the invention; As shown in Figure 5, said device comprises: coding unit 10, comparing unit 20, packet bit confirm that unit 30, encoder matrix confirm that unit 40, information bit confirm unit 50 and code word processing unit 60; Wherein, comparing unit 20 is used for the female sign indicating number code check of relatively more unified basis matrix support and the size of transmission code rate; Packet bit confirms that unit 30 is used for the comparative result according to comparing unit, confirms the length K of input information packet bit '; Encoder matrix confirms that unit 40 is used for confirming the encoder matrix of LDPC sign indicating number according to unifying basis matrix and spreading factor; Information bit confirms that unit 50 is used to receive the information bit of input; Confirm the information block bit length that unit 30 is confirmed according to packet bit; Obtaining length is the information block bit of K ', and confirms information bit to be encoded, and it is transferred to coding unit 10; Code word processing unit 60 is used for that coding unit 10 is carried out the female sign indicating number code word that LDPC coding obtains to be handled, and obtains code word bits waiting for transmission.
Further, said device also comprises unit 70 is set, and is used to be provided with the unified basis matrix and the spreading factor of LDPC sign indicating number.
Further, said device also comprises input unit 80, is used to receive current transmission code rate; Packet bit confirms that the comparative result that unit 30 specifically is used for when comparing unit 20 is R
Tx>=R
mThe time, confirm the length K of information block bit ' be (n
b-m
b) * z; When the comparative result of comparing unit 20 is R
Tx<R
mThe time, the length of confirming the information block bit is K '=func (m
b* z * R
Tx/ (1-R
Tx)) or K '=func (m
b* z/ (1-R
Tx))-m
b* z or K '=func (func (m
b* z/ (1-R
Tx)) * R
Tx); Wherein, R
TxBe transmission code rate, R
mBe female sign indicating number code check, m
b, n
bBe respectively the line number and the columns of unified basis matrix, z is a spreading factor, and func (x) is a kind of of number, round numbers downwards or the round numbers of rounding off that x is rounded up.
Further, encoder matrix confirms that unit 40 specifically is used for said unified basis matrix is revised, and according to spreading factor z, utilizes the unit matrix of z * z that the basis matrix that correction obtains is expanded, and obtains the encoder matrix of LDPC sign indicating number.
Correspondingly, information bit confirms that the comparative result that unit 50 specifically is used for when comparing unit 20 is R
Tx>=R
mThe time, be that the information block bit of K ' is directly as information bit to be encoded with the length that receives; When the comparative result of comparing unit 20 is R
Tx<R
mThe time,, length adds filling bit in being the information block bit of K ', and formation length is k
bThe information bit to be encoded of * z, wherein filling bit is complete 0 bit or complete 1 bit.
Correspondingly, code word processing unit 60 specifically is used for female sign indicating number code word that coding unit 10 codings obtain is reset, and the female sign indicating number code word bits before wherein resetting is A
0, A
1..., A
Nb * z-1Female sign indicating number code word bits after the rearrangement is B
0, B
1..., B
Nb * z-1, rearrangement formulae is:
Wherein, k
b=n
b-m
b, PV representes code word rearrangement vector, its element set is { n
b-m
b, n
b-m
b+ 1, n
b-m
b+ 2 ..., n
b-1}, index is the element of x in PV (x) the expression PV vector, x is a nonnegative integer; When the comparative result of comparing unit 20 is R
Tx>=R
mThe time, the female sign indicating number code word bits B after resetting
0, B
1..., B
Nb * z-1According to index get successively from small to large func (K '/R
Tx) individual bit, as code word bits waiting for transmission; When the comparative result of comparing unit 20 is R
Tx<R
mThe time, with the said k that adds
bThe female sign indicating number code word bits B of the individual filling bit of * z-K ' after reset
0, B
1..., B
Nb * z-1In systematic bits in delete, remaining female sign indicating number code word bits is as code word bits waiting for transmission.
Further, encoder matrix confirms that unit 40 specifically is used for unified basis matrix is revised, and according to spreading factor z, utilizes the unit matrix of z * z that the basis matrix that correction obtains is expanded, and obtains the extended matrix of LDPC sign indicating number; When the comparative result of comparing unit 20 is R
Tx>=R
mThe time, with the encoder matrix of extended matrix as the LDPC sign indicating number; When the comparative result of comparing unit is R
Tx<R
mThe time, the func (m on intercepting extended matrix the right
b* z/ (1-R
Tx)) row, the matrix that intercepting is obtained is as the encoder matrix of LDPC sign indicating number; Or
During for positive integer, unified basis matrix is revised, obtained revised basis matrix; When the comparative result of comparing unit 20 is R
tX>=R
mThe time, according to spreading factor z, utilize the unit matrix of z * z that the basis matrix that correction obtains is expanded, obtain the encoder matrix of LDPC sign indicating number; When the comparative result of comparing unit 20 is R
Tx<R
mThe time, the k ' on the revised basis matrix of intercepting the right
b+ m
bRow according to spreading factor z, utilize the unit matrix of z * z that the matrix that intercepting obtains is expanded, and obtain the encoder matrix of LDPC sign indicating number.
Correspondingly, information bit confirms that it is that the information block bit of K ' is directly as information bit to be encoded that unit 50 specifically is used for the length that receives.
Correspondingly, code word processing unit 60 specifically is used for female sign indicating number code word that coding unit 10 obtains is reset, and the female sign indicating number code word bits before wherein resetting does
Female sign indicating number code word bits after the rearrangement does
Rearrangement formulae is:
Wherein,
PV representes code word rearrangement vector, and its element set does
Index is the element of x in PV (x) the expression PV vector, and x is a nonnegative integer; When the comparative result of comparing unit 20 is R
Tx>=R
mThe time, the female sign indicating number code word bits after resetting
According to index get successively from small to large func (K '/R
Tx) individual bit, as code word bits waiting for transmission; When the comparative result of comparing unit 20 is R
Tx<R
mThe time, directly will be from the female sign indicating number code word bits after resetting
As code word bits waiting for transmission.
Other needs explanation, and encoding and decoding is corresponding each other, so the coding method and the device of LDPC sign indicating number provided by the invention, and its coding/decoding method and decoding device also have corresponding inverse operation, repeat no more.
The above is merely preferred embodiment of the present invention, is not to be used to limit protection scope of the present invention.
Claims (18)
1. the coding method of a low-density checksum LDPC sign indicating number is characterized in that, said method comprises the steps:
The female sign indicating number code check that relatively more unified basis matrix is supported and the size of transmission code rate based on comparative result, are confirmed the length K of input information block bit ';
Confirm the encoder matrix of LDPC sign indicating number according to unifying basis matrix and spreading factor;
Length by receiving is the information block bit of K ', confirms information bit to be encoded;
Utilize said encoder matrix to treat the information encoded bit and carry out the LDPC coding, and female sign indicating number code word bits that coding obtains is handled, obtain code word bits waiting for transmission.
2. method according to claim 1 is characterized in that, said method also comprises: unified basis matrix and spreading factor that the LDPC sign indicating number is set.
3. based on claim 1 or 2 described methods, it is characterized in that, also comprise before the female sign indicating number code check of said relatively more unified basis matrix support and the size of transmission code rate: receive current transmission code rate;
Said according to comparative result, confirm the length K of input information packet bit ' be:
Work as R
Tx>=R
mThe time, confirm the length K of information block ' be (n
b-m
b) * z; Work as R
Tx<R
mThe time, the length of confirming the information block bit is K '=func (m
b* z * R
Tx/ (1-R
Tx)) or K '=func (m
b* z/ (1-R
Tx))-m
b* z or K '=func (func (m
b* z/ (1-R
Tx)) * R
Tx);
Wherein, R
TxBe transmission code rate, R
mBe female sign indicating number code check, m
b, n
bBe respectively the line number and the columns of unified basis matrix, z is a spreading factor, and func (x) is a kind of of number, round numbers downwards or the round numbers of rounding off that x is rounded up.
4. method according to claim 1 and 2 is characterized in that, and is said according to unified basis matrix and spreading factor, confirms that the encoder matrix of LDPC sign indicating number is:
Unified basis matrix is revised,, utilized the unit matrix of z * z that the basis matrix that correction obtains is expanded, obtain the encoder matrix of LDPC sign indicating number according to spreading factor z.
5. method according to claim 4 is characterized in that, said is the information block bit of K ' by the length that receives, and confirms that information bit to be encoded is:
Work as R
Tx>=R
mThe time, be that the information block bit of K ' is directly as information bit to be encoded with the length that receives; Work as R
Tx<R
mThe time,, length adds filling bit in being the information block bit of K ', and formation length is k
bThe information bit to be encoded of * z.
6. method according to claim 5 is characterized in that, said female sign indicating number code word bits that coding is obtained is treated to:
Female sign indicating number code word to coding obtains is reset, and the female sign indicating number code word bits before wherein resetting is A
0, A
1..., A
Nb * z-1Female sign indicating number code word bits after the rearrangement is B
0, B
1..., B
Nb * z-1Rearrangement formulae is:
Wherein, k
b=n
b-m
b, PV representes code word rearrangement vector, its element set is { n
b-m
b, n
b-m
b+ 1, n
b-m
b+ 2 ..., n
b-1}, index is the element of x in PV (x) the expression PV vector, x is a nonnegative integer;
Work as R
Tx>=R
mThe time, the female sign indicating number code word bits B after resetting
0, B
1..., B
Nb * z-1According to index get successively from small to large func (K '/R
Tx) individual bit, as code word bits waiting for transmission;
Work as R
Tx<R
mThe time, with the said k that adds
bThe female sign indicating number code word bits B of the individual filling bit of * z-K ' after reset
0, B
1..., B
Nb * z-1In systematic bits in delete, remaining female sign indicating number code word bits is as code word bits waiting for transmission.
7. method according to claim 3 is characterized in that, the encoder matrix of said definite LDPC sign indicating number is:
Unified basis matrix is revised,, utilized the unit matrix of z * z that the basis matrix that correction obtains is expanded, obtain the extended matrix of LDPC sign indicating number according to spreading factor z;
Work as R
Tx>=R
mThe time, with the encoder matrix of extended matrix as the LDPC sign indicating number; Work as R
Tx<R
mThe time, the func (m on intercepting extended matrix the right
b* z/ (1-R
Tx)) row, the matrix that intercepting is obtained is as the encoder matrix of LDPC sign indicating number; Perhaps,
Work as R
Tx>=R
mThe time, according to spreading factor z, utilize the unit matrix of z * z that the basis matrix that correction obtains is expanded, obtain the encoder matrix of LDPC sign indicating number; Work as R
Tx<R
mThe time, the k ' on the revised basis matrix of intercepting the right
b+ m
bRow according to spreading factor z, utilize the unit matrix of z * z that the matrix that intercepting obtains is expanded, and obtain the encoder matrix of LDPC sign indicating number.
8. method according to claim 7 is characterized in that, said is the information block bit of K ' by the length that receives, and confirms that information bit to be encoded is: with length is that the information block bit of K ' is directly as information bit to be encoded.
9. method according to claim 8 is characterized in that, said female sign indicating number code word bits that coding is obtained is treated to:
Female sign indicating number code word to coding obtains is reset, and the female sign indicating number code word bits after the female sign indicating number code word bits before wherein resetting is reset for
for
rearrangement formulae is:
wherein;
PV representes code word rearrangement vector; Its element set is the element of x for index in
PV (x) expression PV vector; X is a nonnegative integer, and wherein
expression is to the x number that rounds up;
Work as R
Tx>=R
mThe time, the female sign indicating number code word bits after resetting
According to index get successively from small to large func (K '/R
Tx) individual bit, as code word bits waiting for transmission; Work as R
Tx<R
mThe time, directly will be from the female sign indicating number code word bits after resetting
As code word bits waiting for transmission.
10. the code device of a LDPC sign indicating number comprises coding unit, it is characterized in that, said device also comprises: comparing unit, packet bit confirm that unit, encoder matrix confirm that unit, information bit confirm unit and code word processing unit; Wherein,
Comparing unit is used for the female sign indicating number code check of relatively more unified basis matrix support and the size of transmission code rate;
Packet bit is confirmed the unit, is used for the comparative result according to comparing unit, confirms the length K of input information packet bit ';
Encoder matrix is confirmed the unit, is used for confirming the encoder matrix of LDPC sign indicating number based on unifying basis matrix and spreading factor;
Information bit is confirmed the unit, is used for receiving obtaining the information block bit that length is K ', and confirms information bit to be encoded, and it is transferred to coding unit;
The code word processing unit is used for that coding unit is carried out the female sign indicating number code word that LDPC coding obtains and handles, and obtains code word bits waiting for transmission.
11. device according to claim 10 is characterized in that, said device also comprises: the unit is set, is used to be provided with the unified basis matrix and the spreading factor of LDPC sign indicating number.
12. according to claim 10 or 11 described devices, it is characterized in that said device also comprises input unit, be used to receive current transmission code rate;
Said packet bit confirms that the comparative result that the unit specifically is used for when comparing unit is R
Tx>=R
mThe time, confirm the length K of information block bit ' be (n
b-m
b) * z; When the comparative result of comparing unit is R
Tx<R
mThe time, the length of confirming the information block bit is K '=func (m
b* z * R
Tx/ (1-R
Tx)) or K '=func (m
b* z/ (1-R
Tx))-m
b* z or K '=func (func (m
b* z/ (1-R
Tx)) * R
Tx); Wherein, R
TxBe transmission code rate, R
mBe female sign indicating number code check, m
b, n
bBe respectively the line number and the columns of unified basis matrix, z is a spreading factor, and func (x) is a kind of of number, round numbers downwards or the round numbers of rounding off that x is rounded up.
13. according to claim 10 or 11 described devices; It is characterized in that; Said encoder matrix confirms that the unit specifically is used for said unified basis matrix is revised; According to spreading factor z, utilize the unit matrix of z * z that the basis matrix that correction obtains is expanded, obtain the encoder matrix of LDPC sign indicating number.
14. device according to claim 13 is characterized in that, said information bit confirms that the comparative result that the unit specifically is used for when comparing unit is R
Tx>=R
mThe time, be that the information block bit of K ' is directly as information bit to be encoded with the length that receives; When the comparative result of comparing unit is R
Tx<R
mThe time,, length adds filling bit in being the information block bit of K ', and formation length is k
bThe information bit to be encoded of * z.
15. device according to claim 14 is characterized in that, said code word processing unit specifically is used for female sign indicating number code word that the coding unit coding obtains is reset, and the female sign indicating number code word bits before wherein resetting is A
0, A
1..., A
Nb * z-1, the female sign indicating number code word bits after the rearrangement is B
0, B
1..., n
B * z-1Rearrangement formulae is:
Wherein, k
b=n
b-m
b, PV representes code word rearrangement vector, its element set is { n
b-m
b, n
b-m
b+ 1, n
b-m
b+ 2 ..., n
b-1}, index is the element of x in PV (x) the expression PV vector, x is a nonnegative integer;
When the comparative result of comparing unit is R
Tx>=R
mThe time, the female sign indicating number code word bits B after resetting
0, B
1..., B
Nb * z-1According to index get successively from small to large func (K '/R
Tx) individual bit, as code word bits waiting for transmission;
When the comparative result of comparing unit is R
Tx<R
mThe time, with the said k that adds
bThe female sign indicating number code word bits B of the individual filling bit of * z-K ' after reset
0, B
1..., B
Nb * z-1In systematic bits in delete, remaining female sign indicating number code word bits is as code word bits waiting for transmission.
16. device according to claim 12; It is characterized in that said encoder matrix confirms that the unit specifically is used for unified basis matrix is revised, according to spreading factor z; Utilize the unit matrix of z * z that the basis matrix that correction obtains is expanded, obtain the extended matrix of LDPC sign indicating number; When the comparative result of comparing unit is R
Tx>=R
mThe time, with the encoder matrix of extended matrix as the LDPC sign indicating number; When the comparative result of comparing unit is R
Tx<R
mThe time, the func (m on intercepting extended matrix the right
b* z/ (1-R
Tx)) row, the matrix that intercepting is obtained is as the encoder matrix of LDPC sign indicating number; Or
During for positive integer, unified basis matrix is revised, obtained revised basis matrix; When the comparative result of comparing unit is R
Tx>=R
mThe time, according to spreading factor z, utilize the unit matrix of z * z that the basis matrix that correction obtains is expanded, obtain the encoder matrix of LDPC sign indicating number; When the comparative result of comparing unit is R
Tx<R
mThe time, the k ' on the revised basis matrix of intercepting the right
b+ m
bRow according to spreading factor z, utilize the unit matrix of z * z that the matrix that intercepting obtains is expanded, and obtain the encoder matrix of LDPC sign indicating number.
17. device according to claim 16 is characterized in that, said information bit confirms that it is that the information block bit of K ' is directly as information bit to be encoded that the unit specifically is used for the length that receives.
18. device according to claim 17; It is characterized in that; Said code word processing unit specifically is used for female sign indicating number code word that coding unit obtains is reset, and the female sign indicating number code word bits after the female sign indicating number code word bits before wherein resetting is reset for
for
rearrangement formulae is:
wherein;
PV representes code word rearrangement vector; Its element set is the element of x for index in
PV (x) expression PV vector, and x is a nonnegative integer;
When the comparative result of comparing unit is R
Tx>=R
mThe time, the female sign indicating number code word bits after resetting
According to index get successively from small to large func (K '/R
Tx) individual bit, as code word bits waiting for transmission;
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201010293323.6A CN102412842B (en) | 2010-09-25 | 2010-09-25 | The coded method of a kind of low density parity check code and device |
PCT/CN2010/079103 WO2012037749A1 (en) | 2010-09-25 | 2010-11-25 | Encoding method for low density parity check code and apparatus thereof |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201010293323.6A CN102412842B (en) | 2010-09-25 | 2010-09-25 | The coded method of a kind of low density parity check code and device |
Publications (2)
Publication Number | Publication Date |
---|---|
CN102412842A true CN102412842A (en) | 2012-04-11 |
CN102412842B CN102412842B (en) | 2016-06-15 |
Family
ID=45873399
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201010293323.6A Expired - Fee Related CN102412842B (en) | 2010-09-25 | 2010-09-25 | The coded method of a kind of low density parity check code and device |
Country Status (2)
Country | Link |
---|---|
CN (1) | CN102412842B (en) |
WO (1) | WO2012037749A1 (en) |
Cited By (25)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2015120719A1 (en) * | 2014-02-12 | 2015-08-20 | 中兴通讯股份有限公司 | Information processing method and device |
CN106685586A (en) * | 2015-11-11 | 2017-05-17 | 华为技术有限公司 | Method and device of generating low-density odd-even check codes for transmission in channel |
WO2017193558A1 (en) * | 2016-05-13 | 2017-11-16 | 中兴通讯股份有限公司 | Data processing method and device for structured ldpc code |
WO2017193614A1 (en) * | 2016-05-13 | 2017-11-16 | 中兴通讯股份有限公司 | Encoding method and device and decoding method and device for structured ldpc |
CN107370490A (en) * | 2016-05-13 | 2017-11-21 | 中兴通讯股份有限公司 | Coding, interpretation method and the device of structured LDPC |
CN107370489A (en) * | 2016-05-13 | 2017-11-21 | 中兴通讯股份有限公司 | The data processing method and device of structured LDPC code |
CN107404322A (en) * | 2014-09-17 | 2017-11-28 | 上海数字电视国家工程研究中心有限公司 | Check matrix and LDPC code word for low code rate LDPC code |
WO2018001067A1 (en) * | 2016-06-30 | 2018-01-04 | 华为技术有限公司 | Rm sequence generation and use method and device |
WO2018059588A1 (en) * | 2016-09-30 | 2018-04-05 | 中兴通讯股份有限公司 | Quasi-cyclic ldpc coding and decoding method and apparatus, and ldpc coder and decoder |
CN108134648A (en) * | 2016-12-01 | 2018-06-08 | 华为技术有限公司 | Notice channel transmitting method, method of reseptance and equipment |
WO2018103556A1 (en) * | 2016-12-09 | 2018-06-14 | 中兴通讯股份有限公司 | Quasi-cyclic ldpc code data processing apparatus and processing method |
CN108270448A (en) * | 2017-01-04 | 2018-07-10 | 中兴通讯股份有限公司 | Quasi-circulating low-density parity check coding method and device |
WO2018126914A1 (en) * | 2017-01-09 | 2018-07-12 | 中兴通讯股份有限公司 | Method and device for coding of quasi-cyclic low-density parity-check code, and storage medium |
CN108400838A (en) * | 2017-02-06 | 2018-08-14 | 华为技术有限公司 | Data processing method and equipment |
WO2018149389A1 (en) * | 2017-02-15 | 2018-08-23 | 中兴通讯股份有限公司 | Data processing method, device, and transmitting terminal |
WO2018157390A1 (en) * | 2017-03-03 | 2018-09-07 | Huawei Technologies Co., Ltd. | High-rate long ldpc codes |
WO2018171043A1 (en) * | 2017-03-24 | 2018-09-27 | 中兴通讯股份有限公司 | Processing method and device for quasi-cyclic low density parity check coding |
CN108631925A (en) * | 2017-03-24 | 2018-10-09 | 中兴通讯股份有限公司 | A kind of quasi-circulating low-density parity check code processing method and device |
CN108809487A (en) * | 2017-05-04 | 2018-11-13 | 华为技术有限公司 | Method, base station and the terminal device of transmission data |
WO2019029690A1 (en) * | 2017-08-11 | 2019-02-14 | 华为技术有限公司 | Communication method and device |
US10355711B2 (en) | 2014-12-30 | 2019-07-16 | Huawei Technologies Co., Ltd. | Data processing method and system based on quasi-cyclic LDPC |
CN111416625A (en) * | 2017-06-15 | 2020-07-14 | 华为技术有限公司 | Information processing method and communication device |
US11277153B2 (en) | 2017-06-27 | 2022-03-15 | Huawei Technologies Co., Ltd. | Method and apparatus for low density parity check channel coding in wireless communication system |
US11368241B2 (en) | 2017-08-11 | 2022-06-21 | Huawei Technologies Co., Ltd. | Communication method and communications apparatus |
US11477065B2 (en) | 2015-04-15 | 2022-10-18 | Zte Corporation | Method and apparatus for code block division |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN108809509B (en) | 2017-05-05 | 2021-01-22 | 电信科学技术研究院 | Method and device for selecting basic diagram of low-density parity check code |
WO2018201912A1 (en) * | 2017-05-05 | 2018-11-08 | 电信科学技术研究院有限公司 | Method and device for selecting base graph for low-density parity-check code |
CN109120374B (en) * | 2017-06-26 | 2022-11-18 | 中兴通讯股份有限公司 | Quasi-cyclic low-density parity check code design method and device |
CN109150194B (en) * | 2017-06-27 | 2022-01-14 | 华为技术有限公司 | Information processing method and device and communication equipment |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050172209A1 (en) * | 2004-02-03 | 2005-08-04 | Cameron Kelly B. | Efficient LDPC code decoding with new minus operator in a finite precision radix system |
CN1953335A (en) * | 2005-10-21 | 2007-04-25 | 中兴通讯股份有限公司 | A coding device and method for low density parity check code of supporting any code rate/code length |
CN101217337A (en) * | 2007-01-01 | 2008-07-09 | 中兴通讯股份有限公司 | A low density parity code encoding device and method supporting incremental redundancy hybrid automatic repeat |
CN101325474A (en) * | 2007-06-12 | 2008-12-17 | 中兴通讯股份有限公司 | Method for encoding channel of mixed automatic request retransmission and modulation mapping of LDPC code |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7188297B2 (en) * | 2004-08-12 | 2007-03-06 | Motorola, Inc. | Method and apparatus for encoding and decoding data |
US7996746B2 (en) * | 2004-10-12 | 2011-08-09 | Nortel Networks Limited | Structured low-density parity-check (LDPC) code |
CN101567697B (en) * | 2009-05-25 | 2012-12-12 | 普天信息技术研究院有限公司 | Coder and method for coding rate-compatible low-density parity-check codes |
-
2010
- 2010-09-25 CN CN201010293323.6A patent/CN102412842B/en not_active Expired - Fee Related
- 2010-11-25 WO PCT/CN2010/079103 patent/WO2012037749A1/en active Application Filing
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050172209A1 (en) * | 2004-02-03 | 2005-08-04 | Cameron Kelly B. | Efficient LDPC code decoding with new minus operator in a finite precision radix system |
CN1953335A (en) * | 2005-10-21 | 2007-04-25 | 中兴通讯股份有限公司 | A coding device and method for low density parity check code of supporting any code rate/code length |
CN101217337A (en) * | 2007-01-01 | 2008-07-09 | 中兴通讯股份有限公司 | A low density parity code encoding device and method supporting incremental redundancy hybrid automatic repeat |
CN101325474A (en) * | 2007-06-12 | 2008-12-17 | 中兴通讯股份有限公司 | Method for encoding channel of mixed automatic request retransmission and modulation mapping of LDPC code |
Cited By (61)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2015120719A1 (en) * | 2014-02-12 | 2015-08-20 | 中兴通讯股份有限公司 | Information processing method and device |
CN107404322A (en) * | 2014-09-17 | 2017-11-28 | 上海数字电视国家工程研究中心有限公司 | Check matrix and LDPC code word for low code rate LDPC code |
US10355711B2 (en) | 2014-12-30 | 2019-07-16 | Huawei Technologies Co., Ltd. | Data processing method and system based on quasi-cyclic LDPC |
US11477065B2 (en) | 2015-04-15 | 2022-10-18 | Zte Corporation | Method and apparatus for code block division |
CN106685586B (en) * | 2015-11-11 | 2020-02-14 | 华为技术有限公司 | Method and apparatus for generating low density parity check code for transmission in a channel |
WO2017080249A1 (en) * | 2015-11-11 | 2017-05-18 | 华为技术有限公司 | Method of generating low-density parity-check code transmitted over channel and apparatus utilizing same |
CN106685586A (en) * | 2015-11-11 | 2017-05-17 | 华为技术有限公司 | Method and device of generating low-density odd-even check codes for transmission in channel |
US10523237B2 (en) | 2016-05-13 | 2019-12-31 | Zte Corporation | Method and apparatus for data processing with structured LDPC codes |
CN111565052A (en) * | 2016-05-13 | 2020-08-21 | 中兴通讯股份有限公司 | Data processing method and device of structured LDPC code |
CN107370489B (en) * | 2016-05-13 | 2020-07-28 | 中兴通讯股份有限公司 | Data processing method and device for structured L DPC code |
CN111565052B (en) * | 2016-05-13 | 2023-03-07 | 中兴通讯股份有限公司 | Data processing method and device of structured LDPC code |
CN107370490A (en) * | 2016-05-13 | 2017-11-21 | 中兴通讯股份有限公司 | Coding, interpretation method and the device of structured LDPC |
US10892778B2 (en) | 2016-05-13 | 2021-01-12 | Zte Corporation | Encoding method and device and decoding method and device for structured LDPC |
WO2017193558A1 (en) * | 2016-05-13 | 2017-11-16 | 中兴通讯股份有限公司 | Data processing method and device for structured ldpc code |
EP3457574A4 (en) * | 2016-05-13 | 2019-05-08 | ZTE Corporation | Data processing method and device for structured ldpc code |
WO2017193614A1 (en) * | 2016-05-13 | 2017-11-16 | 中兴通讯股份有限公司 | Encoding method and device and decoding method and device for structured ldpc |
CN107370490B (en) * | 2016-05-13 | 2023-07-14 | 中兴通讯股份有限公司 | Method and device for encoding and decoding structured LDPC (Low Density parity check) |
US11683051B2 (en) | 2016-05-13 | 2023-06-20 | Zte Corporation | Method and apparatus for data processing with structured LDPC codes |
US11139835B2 (en) | 2016-05-13 | 2021-10-05 | Zte Corporation | Method and apparatus for data processing with structured LDPC codes |
CN107370489A (en) * | 2016-05-13 | 2017-11-21 | 中兴通讯股份有限公司 | The data processing method and device of structured LDPC code |
WO2018001067A1 (en) * | 2016-06-30 | 2018-01-04 | 华为技术有限公司 | Rm sequence generation and use method and device |
CN107566081B (en) * | 2016-06-30 | 2020-04-03 | 华为技术有限公司 | RM sequence generation and application method and device |
CN107566081A (en) * | 2016-06-30 | 2018-01-09 | 华为技术有限公司 | A kind of generation of RM sequences and application process, device |
US11637568B2 (en) | 2016-09-30 | 2023-04-25 | Zte Corporation | Quasi-cyclic LDPC coding and decoding method and apparatus, and LDPC coder and decoder |
CN107888198B (en) * | 2016-09-30 | 2023-05-26 | 中兴通讯股份有限公司 | Quasi-cyclic LDPC (low density parity check) coding and decoding method and device and LDPC coder and decoder |
US11133826B2 (en) | 2016-09-30 | 2021-09-28 | Zte Corporation | Quasi-cyclic LDPC coding and decoding method and apparatus, and LDPC coder and decoder |
CN107888198A (en) * | 2016-09-30 | 2018-04-06 | 中兴通讯股份有限公司 | Quasi-cyclic LDPC coding and decoding method, device and LDPC coders |
WO2018059588A1 (en) * | 2016-09-30 | 2018-04-05 | 中兴通讯股份有限公司 | Quasi-cyclic ldpc coding and decoding method and apparatus, and ldpc coder and decoder |
CN108134648A (en) * | 2016-12-01 | 2018-06-08 | 华为技术有限公司 | Notice channel transmitting method, method of reseptance and equipment |
CN108134648B (en) * | 2016-12-01 | 2020-12-22 | 华为技术有限公司 | Broadcast channel sending method, receiving method and equipment |
CN108234064B (en) * | 2016-12-09 | 2022-05-03 | 中兴通讯股份有限公司 | Quasi-cyclic LDPC code data processing device and method |
CN108234064A (en) * | 2016-12-09 | 2018-06-29 | 中兴通讯股份有限公司 | Quasi-cyclic LDPC code data processing equipment and processing method |
WO2018103556A1 (en) * | 2016-12-09 | 2018-06-14 | 中兴通讯股份有限公司 | Quasi-cyclic ldpc code data processing apparatus and processing method |
CN108270448A (en) * | 2017-01-04 | 2018-07-10 | 中兴通讯股份有限公司 | Quasi-circulating low-density parity check coding method and device |
CN108270448B (en) * | 2017-01-04 | 2022-11-15 | 中兴通讯股份有限公司 | Quasi-cyclic low-density parity check coding method and device |
WO2018126788A1 (en) * | 2017-01-04 | 2018-07-12 | 中兴通讯股份有限公司 | Quasi-cyclic low-density parity check encoding method and device, and storage medium |
WO2018126914A1 (en) * | 2017-01-09 | 2018-07-12 | 中兴通讯股份有限公司 | Method and device for coding of quasi-cyclic low-density parity-check code, and storage medium |
CN108400838B (en) * | 2017-02-06 | 2021-05-18 | 华为技术有限公司 | Data processing method and device |
CN108400838A (en) * | 2017-02-06 | 2018-08-14 | 华为技术有限公司 | Data processing method and equipment |
US11133832B2 (en) | 2017-02-06 | 2021-09-28 | Huawei Technologies Co., Ltd. | Data processing method and device |
WO2018149389A1 (en) * | 2017-02-15 | 2018-08-23 | 中兴通讯股份有限公司 | Data processing method, device, and transmitting terminal |
WO2018157390A1 (en) * | 2017-03-03 | 2018-09-07 | Huawei Technologies Co., Ltd. | High-rate long ldpc codes |
US11082061B2 (en) | 2017-03-03 | 2021-08-03 | Huawei Technologies Co., Ltd. | High-rate long LDPC codes |
CN110249536A (en) * | 2017-03-03 | 2019-09-17 | 华为技术有限公司 | The long LDPC code of high code rate |
US11671115B2 (en) | 2017-03-03 | 2023-06-06 | Huawei Technologies Co., Ltd. | High-rate long LDPC codes |
CN110249536B (en) * | 2017-03-03 | 2021-07-20 | 华为技术有限公司 | Long LDPC code with high code rate |
CN108631925A (en) * | 2017-03-24 | 2018-10-09 | 中兴通讯股份有限公司 | A kind of quasi-circulating low-density parity check code processing method and device |
US11368169B2 (en) | 2017-03-24 | 2022-06-21 | Zte Corporation | Processing method and device for quasi-cyclic low density parity check coding |
WO2018171043A1 (en) * | 2017-03-24 | 2018-09-27 | 中兴通讯股份有限公司 | Processing method and device for quasi-cyclic low density parity check coding |
US11843394B2 (en) | 2017-03-24 | 2023-12-12 | Zte Corporation | Processing method and device for quasi-cyclic low density parity check coding |
CN108631925B (en) * | 2017-03-24 | 2022-05-03 | 中兴通讯股份有限公司 | Quasi-cyclic low-density parity check coding processing method and device |
US11588576B2 (en) | 2017-05-04 | 2023-02-21 | Huawei Technologies Co., Ltd. | Data transmission method, base station, and terminal device |
CN108809487A (en) * | 2017-05-04 | 2018-11-13 | 华为技术有限公司 | Method, base station and the terminal device of transmission data |
US11296726B2 (en) | 2017-06-15 | 2022-04-05 | Huawei Technologies Co., Ltd. | Method and apparatus for low density parity check channel coding in wireless communication system |
CN111416625A (en) * | 2017-06-15 | 2020-07-14 | 华为技术有限公司 | Information processing method and communication device |
US11611356B2 (en) | 2017-06-15 | 2023-03-21 | Huawei Technologies Co., Ltd. | Method and apparatus for low density parity check channel coding in wireless communication system |
CN111416625B (en) * | 2017-06-15 | 2021-03-23 | 华为技术有限公司 | Information processing method and communication device |
US11671116B2 (en) | 2017-06-27 | 2023-06-06 | Huawei Technologies Co., Ltd. | Method and apparatus for low density parity check channel coding in wireless communication system |
US11277153B2 (en) | 2017-06-27 | 2022-03-15 | Huawei Technologies Co., Ltd. | Method and apparatus for low density parity check channel coding in wireless communication system |
US11368241B2 (en) | 2017-08-11 | 2022-06-21 | Huawei Technologies Co., Ltd. | Communication method and communications apparatus |
WO2019029690A1 (en) * | 2017-08-11 | 2019-02-14 | 华为技术有限公司 | Communication method and device |
Also Published As
Publication number | Publication date |
---|---|
CN102412842B (en) | 2016-06-15 |
WO2012037749A1 (en) | 2012-03-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN102412842A (en) | Method and device for encoding low-density parity check code | |
RU2739465C2 (en) | Method and apparatus for encoding and decoding codes with low density of parity checks | |
KR101445080B1 (en) | Method and apparatus for transmitting signal in a communication systemusing a hybrid automatic repeat request scheme | |
RU2716044C1 (en) | Methods and systems for encoding and decoding ldpc codes | |
EP2503698B1 (en) | Error correction method and device, and communication system using the same | |
JP4602418B2 (en) | Parity check matrix generation method, encoding method, decoding method, communication apparatus, encoder, and decoder | |
CN102714504B (en) | Transmit and receive the method and apparatus of data in a communications system | |
CN101340262B (en) | Implementing method and device for low-density parity check code | |
CN102638275B (en) | A method and apparatus for encoding and decoding data using low density parity check code in a wireless communication system | |
US20180337691A1 (en) | Compact Low Density Parity Check (LDPC) Base Graph | |
EP2053751A1 (en) | Inspection matrix generation method, encoding method, communication device, communication system, and encoder | |
KR102289928B1 (en) | Data processing method and device | |
CN104917536A (en) | Method and apparatus for supporting low-code-rate encoding | |
CN101159435B (en) | Low density check code check matrix constructing method based on shift matrix classified extension | |
CN104202057A (en) | Information processing method and device | |
CN101764620B (en) | Apparatus and method for decoding using channel code | |
CN110352562B (en) | Method for performing encoding based on parity check matrix of LDPC code in wireless communication system and terminal using the same | |
US20230421177A1 (en) | Apparatus and method for channel encoding/decoding in communication or broadcasting system | |
CN108206722B (en) | High-bit-rate data sending method and device | |
CN107733439B (en) | LDPC (Low Density parity check) coding method, coding device and communication equipment | |
KR20070076473A (en) | Apparatus and method for transmitting/receiving signal in a communication system | |
CN108631913B (en) | Interleaving method based on quasi-cyclic low-density check code and related equipment | |
KR102184858B1 (en) | Data transmission method, transmission device, and reception device | |
EP4270793A1 (en) | Low-density parity-check encoding method, low-density parity-check decoding method, encoding device, decoding device and medium | |
CN108111174B (en) | LDPC code sending method, receiving method and device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
CF01 | Termination of patent right due to non-payment of annual fee | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20160615 Termination date: 20190925 |