CN102332755A - Energy recycling circuit capable of driving capacitive load at low voltage and driving method for energy recycling circuit - Google Patents

Energy recycling circuit capable of driving capacitive load at low voltage and driving method for energy recycling circuit Download PDF

Info

Publication number
CN102332755A
CN102332755A CN201110206962A CN201110206962A CN102332755A CN 102332755 A CN102332755 A CN 102332755A CN 201110206962 A CN201110206962 A CN 201110206962A CN 201110206962 A CN201110206962 A CN 201110206962A CN 102332755 A CN102332755 A CN 102332755A
Authority
CN
China
Prior art keywords
switching tube
electrically connected
node
inductance
voltage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201110206962A
Other languages
Chinese (zh)
Inventor
陈锋
奚剑雄
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
WUHAN SIPHONE?TECHNOLOGIES CO., LTD.
Original Assignee
HANGZHOU GUIXING TECHNOLOGY Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by HANGZHOU GUIXING TECHNOLOGY Co Ltd filed Critical HANGZHOU GUIXING TECHNOLOGY Co Ltd
Priority to CN201110206962A priority Critical patent/CN102332755A/en
Publication of CN102332755A publication Critical patent/CN102332755A/en
Priority to PCT/CN2012/078449 priority patent/WO2013013575A1/en
Pending legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02JCIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
    • H02J7/00Circuit arrangements for charging or depolarising batteries or for supplying loads from batteries
    • H02J7/34Parallel operation in networks using both storage and other dc sources, e.g. providing buffering
    • H02J7/345Parallel operation in networks using both storage and other dc sources, e.g. providing buffering using capacitors as storage or buffering devices
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/28Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels
    • G09G3/288Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels
    • G09G3/296Driving circuits for producing the waveforms applied to the driving electrodes
    • G09G3/2965Driving circuits for producing the waveforms applied to the driving electrodes using inductors for energy recovery

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Electronic Switches (AREA)
  • Dc-Dc Converters (AREA)

Abstract

The invention relates to an energy recycling circuit and a driving method thereof. By the invention, the problem of inapplicability to a low-voltage environment in the prior art can be solved. The technical scheme is that: a lower polar plate of an energy storage capacitor CST is grounded; a lower polar plate of a load capacitor CL is grounded; the first conduction end of a first switch tube is electrically connected with a power supply VDD and the second conduction end of the first switch tube is grounded; the second conduction end of the first switch tube and the first conduction end of a second switch tube are electrically connected with a node C; the node C is electrically connected with an upper polar plate of the load capacitor CL; the second conduction end of a third switch tube and the second conduction end of a fourth switch tube are electrically connected to a node B; the node B is electrically connected with the first conduction end of an inductor L; the second conduction end of the inductor L is electrically connected with a node C; the first conduction end of the third switch tube and the first conduction end of the fourth switch tube are electrically connected to a node A; and the node A is electrically connected with an upper polar plate of the energy storage capacitor CST. By the energy recycling circuit, the energy recycling efficiency of the low-voltage energy recycling circuit can be improved.

Description

The energy recovering circuit of low-voltage driving capacitive load and driving method thereof
Technical field
The present invention relates to a kind of energy recovering circuit and driving method thereof, particularly a kind of energy recovering circuit and driving method thereof that is fit to the low-voltage driving capacitive load under the various environment under low pressure.
Background technology
Need carry out charging and discharging continually to capacitive load in the plurality of applications occasion, with transmission information.Directly capacitive load is charged through switch with DC power supply; And directly be put into ground to the electric charge on the capacitive load through switch, this will be on switch the energy of labor, simultaneously; The temperature that will cause switch element rises, and causes the damage of switch element when serious.More existing energy recovering circuits can solve this problem preferably; Like Weber driving to plasma display in his United States Patent (USP) (numbering 5081400); Proposed a kind of energy recovering circuit (referring to accompanying drawing 5) of classics, energy recovering circuit comprises following element: the first switch M1 that strengthens voltage VDD is provided to equivalent load capacitance CL top crown; Provide GND to strengthen the second switch M2 of voltage to equivalent load capacitance CL top crown; Be connected in parallel on the 3rd switch M3 between storage capacitor CST and the inductor L, the 4th switch M4; The first diode D1, the second diode D2 that are connecting between the third and fourth switch M3, the M4 and be used for limiting reverse current; The 3rd switch M3 is being connected with the tie point of the first diode D1 GND is being played the 3rd diode Dc1 that back clamping is used, and the 4th switch M4 is being connected with the tie point of the second diode D2 VDD is played the 4th diode Dc2 that positive clamping is used; The other end of inductor L connects the top crown of equivalent load capacitance CL.The method of work of this technical scheme is (referring to accompanying drawing 6) as follows: the first switch M1 manages with PMOS and realizes, its gate drive voltage SC1 low level makes the M1 conducting, and high level makes M1 turn-off; Second switch M2 manages with NMOS and realizes, its gate drive voltage SC2 high level makes the M2 conducting, and low level makes M2 turn-off; The 3rd switch M3 manages with PMOS and realizes, its gate drive voltage SC3 low level makes the M3 conducting, and high level makes M3 turn-off; The 4th switch M4 manages with NMOS and realizes, its gate drive voltage SC4 high level makes the M4 conducting, and low level makes M4 turn-off.This technical scheme has four operation intervals (referring to accompanying drawing 7) in a work period; Interval at T1, the 3rd switch M3 opens, first and second, four switch M1, M2, M4 turn-off; The electric charge that stores among the storage capacitor CST so offers inductor L via the 3rd switch M3, the first diode D1; Because inductor L and load capacitance CL form series resonant circuit, CL is owing to resonance charges into voltage, and the voltage VL of its top crown can free oscillation arrive VDD.Interval at T1, the electric current in the inductor to the forward increases since 0, and behind peaking, VL oscillates to peak at CL top crown voltage, and electric current gets back to 0 again among the L.Interval at T2, the electric current among the L is got back to 0 point, is the end point of T1, is the starting point of T2 simultaneously.The first switch M1, the 3rd switch M3 open, and second switch M2, the 4th switch M4 turn-off.The top crown of CL is enhanced to VDD via the first switch M1, owing to prevent the effect of the first diode D1 of backward current, though M3 opens, M3, D1 branch road do not have electric current to flow through simultaneously.Interval at T3, the first switch M1, second switch M2, the 3rd switch M3 turn-off, and the 4th switch M4 opens.Electric charge on the load C L is via inductor L, the second diode D2, and the 4th switch M4 is reclaimed by storage capacitor CST.This process, the voltage VL on the load capacitance is from VDD free oscillation to 0, and the electric current in the inductor oppositely increases to maximum point since 0, gets back to 0 again then.Interval at T4, second switch M2, the 4th switch M4 open, and the first switch M1, the 3rd switch M3 turn-off.CL top crown voltage VL is enhanced to GND via M1 so.In this energy recovering circuit, the existence of first, second diode D1, D2 in the major loop during owing to vibration is in the charging process to CL; The D1 two ends will produce the conducting voltage VF1 of forward, and at the discharge process to CL, the D2 two ends also will produce the conducting voltage VF2 of forward; When discharging and recharging, the loss of energy that this will be extra is on driving such as plasma display in the hectovolt high-tension circuit; The energy of this two diodes excess loss can be ignored; But in some 3 volts, 5 volts 1.8 volts environment under low pressure is used even, the energy of this two diodes excess loss can't be ignored, and cause bigger energy loss.
Chinese patent notification number CN1779756A discloses a kind of energy recovering circuit May 31 2006 day for announcing, is made up of following components: external capacitive; Equivalence is formed at the substrate capacitance on the substrate discharge cell; Be connected the inductor between said external electric capacity and the aforesaid substrate electric capacity; Be connected the 1st switch between said external electric capacity and above-mentioned inductor one side; Be arranged between the opposite side and above-mentioned basic voltage source of above-mentioned inductor, owing to charged into voltage and when inductor is recharged in the external capacitive, the 2nd switch of opening simultaneously with first switch; Be arranged between a side and the above-mentioned basic voltage source of above-mentioned inductor so as to forming the 1st diode of current path, the 1st back voltage that this current path is retained in the above-mentioned inductor in the time of can closing the above-mentioned the 1st and the 2nd switch offers aforesaid substrate electric capacity.Used two independently diodes in this technical scheme, these two independently diode except bringing extra conducting power consumption, also will bring the extra power consumption of parasitic capacitance, energy loss is also more, is not suitable under environment under low pressure using.
Summary of the invention
The objective of the invention is to solve energy recovering circuit in the above-mentioned prior art often has the larger proportion energy loss in low pressure applications problem, the energy recovering circuit under a kind of suitable environment under low pressure is provided.
The technical solution adopted for the present invention to solve the technical problems is: a kind of energy recovering circuit of low-voltage driving capacitive load; Comprise load capacitance CL and storage capacitor CST; The bottom crown ground connection of storage capacitor CST; The bottom crown ground connection of load capacitance CL; The energy recovering circuit of described low-voltage driving capacitive load also comprises inductance L, first switching tube, second switch pipe and the 4th switching tube, and first conduction terminal of said first switching tube is electrically connected with power vd D, the second conduction terminal ground connection of said second switch pipe; Second conduction terminal of said first switching tube and first conduction terminal of said second switch pipe are electrically connected on node C; Said node C is electrically connected with the top crown of load capacitance CL, and second conduction terminal of said the 4th switching tube is electrically connected with first conduction terminal of inductance L, and second conduction terminal of said inductance L is electrically connected with node C; First conduction terminal of said the 4th switching tube is electrically connected with the top crown of storage capacitor CST, the suspension control signal control respectively of said first switching tube, second switch pipe and the 4th control end of switching tube.Circuit is set like this; First switching tube, second switch pipe and the 4th switching tube can be any controlled tr tube, and among the present invention, the sense of current that flows to node C through Node B is the forward current direction; The present invention can be divided into T1, T2, T3 and T4 four-stage at work period when implementing; We suppose that initial condition of the present invention is the first switching tube controlled shutdown, the 4th switching tube controlled shutdown, the controlled conducting of second switch pipe; This moment, the top crown electromotive force of load capacitance CL was enhanced to identically with the earth point electromotive force, and the present invention's this moment begins to carry out work from the T1 stage; The present invention is in the T1 stage, second switch pipe controlled shutdown, and first switching tube is kept shutoff, the controlled conducting of the 4th switching tube; Storage capacitor CST and inductance L and load capacitance CL have formed a LC oscillating circuit, and storage capacitor CST goes up the electric energy that stores and nondestructively moved to load capacitance CL upward through the LC oscillating circuit, moves in the process of electric charge to load capacitance CL at storage capacitor CST; Electric current in the inductance L increases to maximum forward current value from 0; Get back to 0 again then, when storage capacitor CST top crown voltage equated with load capacitance CL top crown voltage, the electric current in the inductance L reached the forward maximum; When the electric current in the inductance L gets back to 0 from the forward maximum; The voltage of inductance L reaches the peak of vibration, and this moment, control signal was turn-offed the 4th switching tube, and T1 is interval to be finished; Interval at T2; The 4th switching tube controlled shutdown, the second switch pipe is kept shutoff, the controlled unlatching of first switching tube; Power vd D is enhanced to the top crown of load capacitance CL through first switching tube, and the magnitude of voltage of the top crown of load capacitance CL equates with the magnitude of voltage of power vd D; Interval at T3, the first switching tube controlled shutdown, the second switch pipe is kept shutoff; The controlled conducting of the 4th switching tube, load capacitance CL and inductance L and storage capacitor CST have formed a LC oscillating circuit, and the electric energy of the last storage of CL is moved back on the storage capacitor CST through the LC oscillating circuit carries out energy recuperation; Move in the process of electric charge to storage capacitor CST at load capacitance CL, the electric current in the inductance L increases to reverse maximum from 0, gets back to 0 again then; When storage capacitor CST top crown voltage equates with load capacitance CL top crown voltage; Electric current in the inductance L reaches reverse maximum, and when the electric current in the inductance L got back to 0 from reverse maximum, the voltage of inductance L reached the minimum of vibration; Turn-off the 4th switching tube this moment, T3 is interval to be finished; Interval at T4, the 4th switching tube controlled shutdown, first switching tube is kept shutoff; The controlled conducting of second switch pipe, the top crown of load capacitance CL are through second switch pipe ground connection, and this moment, the top crown electromotive force of load capacitance CL was enhanced to identical with the earth point electromotive force; Accomplish energy recuperation,, can draw according to the above work period; The present invention can accomplish the work of energy recuperation, compares other various energy recovering circuits, and parts number of the present invention is few; Energy consumption is low, and energy recovery efficiency is high, can be applicable to various environment under low pressure.
As preferably; Described the 4th switching tube is the 2nd a NMOS pipe, the substrate lead-out wire ground connection of said the 2nd NMOS pipe, and the drain electrode of said the 2nd NMOS pipe is connected in node A; Described node A is electrically connected with the top crown of storage capacitor CST; The source electrode of said the 2nd NMOS pipe is electrically connected on Node B, and described Node B is electrically connected with first conduction terminal of inductance L, the suspension control signal control respectively of the grid of the 2nd NMOS pipe.For metal-oxide-semiconductor, and though be PMOS or NMOS they all be the pipe of symmetry, that is to say that their source electrode and drain electrode can exchange; Promptly when the substrate lead-out wire of PMOS pipe meet power vd D separately, during when the substrate lead-out wire independent grounding of NMOS pipe, the drain electrode of metal-oxide-semiconductor and source electrode are not all setovered, and reach cut-in voltage so need only the voltage of grid; But forward and reverse all conductings between the drain electrode of metal-oxide-semiconductor and the source electrode so; Realize the function of switching tube, simultaneously, the 2nd NMOS pipe; Its P type substrate is connected on the earth point; This becomes reverse parasitic diode between Node B and earth point with equivalence, and magnitude of voltage that can the restricted passage Node B deducts the parasitic diode turn-on voltage greater than zero, is arranged on like this when having accomplished voltage clamp and has saved clamp diode than the conventional energy recovering circuit that is provided with.
As preferably; The energy recovering circuit of described low-voltage driving capacitive load also comprises the 3rd switching tube; Second conduction terminal of said the 3rd switching tube and second conduction terminal of said the 4th switching tube are electrically connected on Node B; Described Node B is electrically connected with first conduction terminal of inductance L; First conduction terminal of said the 3rd switching tube and first conduction terminal of said the 4th switching tube are electrically connected on node A, and described node A is electrically connected with the top crown of storage capacitor CST, said the 3rd control end of switching tube suspension control signal control.Such circuit; Can be driven by control signal makes the 3rd switching tube and the 4th switching tube open and close synchronously; Can play the energy recuperation of the low-power consumption drive capacitor load under the environment under low pressure fully; The 3rd switching tube and the 4th switching tube constitute the form of parallelly connected conducting, and the situation of comparing the single switching transistor conducting reduces resistance value, has reduced the loss of energy.
As preferably; Described first switching tube is a PMOS pipe, and described second switch pipe is a NMOS pipe, and described the 3rd switching tube is the 2nd a PMOS pipe; The substrate lead-out wire of said the 2nd PMOS pipe is electrically connected with power vd D; The source electrode of said the 2nd PMOS pipe is electrically connected on node A, and described node A is electrically connected with the top crown of storage capacitor CST, and the drain electrode of said the 2nd PMOS pipe is electrically connected on Node B; Described Node B is electrically connected with first conduction terminal of inductance L; The top crown of said inductance L and load capacitance CL is electrically connected on node C, and said node C is electrically connected with the drain electrode of PMOS pipe and the drain electrode of NMOS pipe respectively, and the substrate lead-out wire and the source electrode of said PMOS pipe all are electrically connected with power vd D; The substrate lead-out wire and the source grounding of said NMOS pipe, said PMOS pipe, NMOS pipe and the suspension control signal control respectively of the second gate pmos utmost point.For metal-oxide-semiconductor; Though be PMOS or NMOS they all be the pipe of symmetry, the source electrode that is to say them can exchange with drain electrode, promptly when the substrate lead-out wire of PMOS pipe meet power vd D separately, during when substrate lead-out wire independent grounding that NMOS manages; The drain electrode of metal-oxide-semiconductor and source electrode are all less than biasing; So as long as the voltage of grid reaches cut-in voltage, but forward and reverse all conductings between the drain electrode of metal-oxide-semiconductor and the source electrode so realize the function of switching tube; Simultaneously; The 2nd PMOS pipe, its N type substrate meets power vd D, and this is with the equivalence forward diode that become between Node B and power vd D parasitism; Positive voltage value that can the restricted passage Node B less than the magnitude of voltage of power vd D and parasitic diode turn-on voltage with, be arranged on like this when having accomplished voltage clamp and saved clamp diode than the conventional energy recovering circuit that is provided with.
 
As preferably; The energy recovering circuit of described low-voltage driving capacitive load includes inverter INV1; The output of said inverter INV1 is electrically connected with the grid of said the 2nd PMOS pipe; The grid of the input of said inverter INV1 and the 2nd NMOS pipe is electrically connected on node D, and described node D receives control signal SC3.Since among the present invention, in each work period, the 2nd PMOS pipe conducting during the conducting of the 2nd NMOS pipe; The 2nd PMOS pipe also turn-offed when the 2nd NMOS pipe turn-offed; So the 2nd PMOS pipe is the anti-phase setting with the grid control signal of the 2nd NMOS pipe, so second conduction terminal of inverter INV1 is electrically connected with the grid that said the 2nd PMOS manages, and first conduction terminal of said inverter INV1 is electrically connected with the grid that the 2nd NMOS manages; The 2nd PMOS pipe conducting in the time of can accomplishing the conducting of the 2nd NMOS pipe; A control signal is saved in the control that the 2nd PMOS pipe also turn-offed when the 2nd NMOS pipe turn-offed, and only needs three control signals can accomplish control.
As preferably, the capacitance of described load capacitance CL is less than or equal to the capacitance of described storage capacitor CST.
A kind of driving method of energy recovering circuit of low-voltage driving capacitive load; The driving method of the energy recovering circuit of described low-voltage driving capacitive load is applicable to the energy recovering circuit of low-voltage driving capacitive load as claimed in claim 1; Through each switching tube in the energy recovering circuit of control signal driving low-voltage driving capacitive load; Change the circuit running status, reach the energy recuperation purpose, the driving method of the energy recovering circuit of low-voltage driving capacitive load may further comprise the steps:
Step 1: a work period can be divided into four T1, T2, T3 and T4 four-stage;
Step 2: in the T1 stage, second switch pipe controlled shutdown, first switching tube is kept shutoff, the controlled conducting of the 4th switching tube; Storage capacitor CST and inductance L and load capacitance CL have formed a LC oscillating circuit, and storage capacitor CST goes up the electric energy that stores and nondestructively moved to load capacitance CL upward through the LC oscillating circuit, moves in the process of electric charge to load capacitance CL at storage capacitor CST; Electric current in the inductance L increases to maximum forward current value from 0; Get back to 0 again then, when storage capacitor CST top crown voltage equated with load capacitance CL top crown voltage, the electric current in the inductance L reached the forward maximum; When the electric current in the inductance L gets back to 0 from the forward maximum; The voltage of inductance L reaches the peak of vibration, and this moment, control signal was turn-offed the 4th switching tube, and T1 is interval to be finished;
Step 3: interval at T2; The 4th switching tube controlled shutdown, the second switch pipe is kept shutoff, the controlled unlatching of first switching tube; Power vd D is enhanced to the top crown of load capacitance CL through first switching tube, and the magnitude of voltage of the top crown of load capacitance CL equates with the magnitude of voltage of power vd D;
Step 4: interval at T3, the first switching tube controlled shutdown, the second switch pipe is kept shutoff; The controlled conducting of the 4th switching tube, load capacitance CL and inductance L and storage capacitor CST have formed a LC oscillating circuit, and the electric energy of the last storage of CL is moved back on the storage capacitor CST through the LC oscillating circuit carries out energy recuperation; Move in the process of electric charge to storage capacitor CST at load capacitance CL, the electric current in the inductance L increases to reverse maximum from 0, gets back to 0 again then; When storage capacitor CST top crown voltage equates with load capacitance CL top crown voltage; Electric current in the inductance L reaches reverse maximum, and when the electric current in the inductance L got back to 0 from reverse maximum, the voltage of inductance L reached the minimum of vibration; Turn-off the 4th switching tube this moment, T3 is interval to be finished;
Step 5: interval at T4; The 4th switching tube controlled shutdown; First switching tube is kept shutoff, the controlled conducting of second switch pipe, and the top crown of load capacitance CL is through second switch pipe ground connection; This moment, the top crown electromotive force of load capacitance CL was enhanced to identically with the earth point electromotive force, accomplished a work period.
As preferably; The energy recovering circuit of described low-voltage driving capacitive load also comprises the 3rd switching tube; Second conduction terminal of said the 3rd switching tube and second conduction terminal of said the 4th switching tube are electrically connected on Node B; Described Node B is electrically connected with first conduction terminal of inductance L; First conduction terminal of said the 3rd switching tube and first conduction terminal of said the 4th switching tube are electrically connected on node A, and described node A is electrically connected with the top crown of storage capacitor CST, and the on off state of described the 3rd switching tube is identical with the on off state of the 4th switching tube.The on off state of the on off state of the 4th switching tube and the 3rd switching tube is identical, and then can only to adopt a control signal be two switching tubes of may command, reduced the control difficulty, saved element.
The invention has the beneficial effects as follows: circuit structure of the present invention is simple, and the present invention only needs three control signals can accomplish control of the present invention, has also saved the diode of two anti-backward currents than the energy recovering circuit of routine setting; In the process of recuperated energy, the 2nd PMOS pipe and the 2nd NMOS pipe constitute the form of parallelly connected conducting, and the situation of comparing the single metal-oxide-semiconductor conducting of prior art has reduced resistance value; Reduced the loss of energy; Simultaneously, the present invention adopts parasitic diode to play clamping action, has cancelled clamp diode commonly used; Reduce the loss of energy, improved the energy recovery efficiency in the low pressure energy recovering circuit.
Description of drawings
Fig. 1 is a kind of circuit theory diagrams of the present invention;
Fig. 2 is a kind of control signal sequential chart of a work period of the present invention;
Fig. 3 is a kind of voltage oscillogram of load capacitance corresponding control signal sequential chart among the present invention;
Fig. 4 is a kind of current waveform figure of load capacitance corresponding control signal sequential chart among the present invention;
Fig. 5 is a kind of circuit theory diagrams of classical energy recovering circuit in the background technology;
Fig. 6 is a kind of working timing figure of each switch controlling signal in the classical energy recovering circuit in the background technology;
Fig. 7 is a kind of voltage, the current waveform figure of load capacitance corresponding control signal sequential chart in the classical energy recovering circuit in the background technology.
Embodiment
Pass through specific embodiment below, and combine accompanying drawing, technical scheme of the present invention is further specified.
Embodiment:
The energy recovering circuit of low-voltage driving capacitive load (referring to accompanying drawing 1) comprises PMOS pipe M1, NMOS pipe M2, the 2nd PMOS pipe M3, the 2nd NMOS pipe M4, inductance L, inverter INV1, load capacitance CL and storage capacitor CST; The bottom crown ground connection of storage capacitor CST; The bottom crown ground connection of load capacitance CL, the capacitance of storage capacitor CST are greater than the capacitance of load capacitance CL, and the grid of the 2nd PMOS pipe M3 is electrically connected with the output of inverter INV1; The grid of the input of inverter INV1 and the 2nd NMOS pipe M4 is electrically connected on node D; The input of inverter INV1 receives control signal SC3, and the substrate lead-out wire of the 2nd PMOS pipe M3 is electrically connected with power vd D, the substrate lead-out wire ground connection of the 2nd NMOS pipe M4; The drain electrode of the source electrode of the 2nd PMOS pipe M3 and the 2nd NMOS pipe M4 is electrically connected on node A; Node A is electrically connected with the top crown of storage capacitor CST, and the source electrode of the drain electrode of the 2nd PMOS pipe M3 and the 2nd NMOS pipe M4 is electrically connected on Node B, and Node B is electrically connected with first conduction terminal of inductance L; Second conduction terminal of inductance L is electrically connected with the top crown of load capacitance CL and node C; Substrate lead-out wire and the source electrode of the one PMOS pipe M1 meet power vd D, and the grid of PMOS pipe M1 receives control signal SC1, and the drain electrode of the drain electrode of PMOS pipe M1 and NMOS pipe M2 is electrically connected on node C; The grid of the one NMOS pipe M2 receives control signal SC2; Substrate lead-out wire and the source ground of the one NMOS pipe M2, in the present embodiment, the sense of current that flows to node C through Node B is the forward current direction.
Present embodiment (referring to accompanying drawing 2, accompanying drawing 3, accompanying drawing 4) work period when work can be divided into T1, T2, T3 and T4 four-stage.Wherein, the control signal of PMOS pipe M1 is control signal SC1, when control signal SC1 is low level, and PMOS pipe M1 conducting, when control signal SC1 was high level, PMOS pipe M1 turn-offed; The control signal of the one NMOS pipe M2 is control signal SC2, when control signal SC2 is the high level pressure, and NMOS pipe M2 conducting, when control signal SC2 was the low level pressure, NMOS pipe M2 turn-offed; The control signal of the 2nd PMOS pipe M3 is control signal SC3; The control signal of the 2nd NMOS pipe M4 is control signal SC3 negate, and promptly when the control signal of the 2nd PMOS pipe M3 was high level, the control signal of the 2nd NMOS pipe M4 was a low level; When the control signal of the 2nd PMOS pipe M3 is low level; The control signal of the 2nd NMOS pipe M4 is a high level, so when control signal SC3 is high level, the 2nd PMOS pipe M3 and the 2nd NMOS pipe M4 conducting; When control signal SC3 was low level, the 2nd PMOS pipe M3 and the 2nd NMOS pipe M4 turn-offed.Because the substrate lead-out wire of the 2nd PMOS pipe M3 connects the substrate lead-out wire independent grounding of power vd D, the 2nd NMOS pipe separately; So the drain electrode of the 2nd PMOS pipe M3 and the 2nd NMOS pipe and all not biasings of source electrode, so as long as the voltage of grid reaches cut-in voltage, but the 2nd PMOS manages forward and reverse equal conducting between drain electrode and the source electrode of M3 so; But forward and reverse all conductings between the drain electrode of the 2nd NMOS pipe M4 and the source electrode; Realize the function of switching tube, simultaneously, the 2nd PMOS manages M3; Its N type substrate meets power vd D; This is the equivalence forward diode that become between Node B and power vd D parasitism, and the parasitic diode negative pole connects magnitude of voltage that power vd D can the restricted passage Node B and adds the turn-on voltage of parasitic diode less than the magnitude of voltage of power vd D, and the 2nd NMOS manages M4; Its P type substrate is connected on the earth point; This becomes reverse parasitic diode between Node B and earth point with equivalence, and parasitic diode plus earth then negative pole end circuit is zero to deduct the value of parasitic diode conducting voltage by clamper, and magnitude of voltage that can the restricted passage Node B deducts the diode turn-on voltage value greater than zero.If initial condition of the present invention is a PMOS pipe M1 controlled shutdown; The 2nd PMOS pipe M3 controlled shutdown, the 2nd NMOS pipe M4 controlled shutdown; The controlled conducting of the one NMOS pipe M2; This moment, the top crown electromotive force of load capacitance CL was enhanced to identically with the earth point electromotive force, and the present invention will carry out work from the T1 stage so.In the T1 stage, NMOS pipe M2 controlled shutdown, PMOS pipe M1 keeps shutoff, the 2nd PMOS pipe M3 and the controlled conducting of the 2nd NMOS pipe M4; Current direction is: electric current is arrived the top crown of load capacitance CL successively through node A, Node B and node C by the top crown of storage capacitor CST.In the T1 stage; Storage capacitor CST and inductance L and load capacitance CL have formed a LC oscillating circuit, and storage capacitor CST goes up the electric energy that stores and nondestructively moved to load capacitance CL upward through the LC oscillating circuit, moves in the process of electric charge to load capacitance CL at storage capacitor CST; Electric current in the inductance L increases to maximum forward current value from 0; Get back to 0 again then, when storage capacitor CST top crown voltage equated with load capacitance CL top crown voltage, the electric current in the inductance L reached the forward maximum; When the electric current in the inductance L when the forward maximum gets back to 0; The voltage of inductance L reaches the peak of vibration, and this moment, control signal SC3 turn-offed the 2nd PMOS pipe M3 and the 2nd NMOS pipe M4, and T1 is interval to be finished.In the T2 stage; The 2nd PMOS pipe M3 and the 2nd NMOS pipe M4 controlled shutdown; The one NMOS pipe M2 keeps shutoff, the controlled unlatching of PMOS pipe M1, and current direction is: electric current is managed the top crown of M1 and node C arrival load capacitance CL successively through a PMOS by power vd D.Interval at T2, power vd D manages the top crown that M1 is enhanced to load capacitance CL through a PMOS, and the magnitude of voltage of the top crown of load capacitance CL equates with the magnitude of voltage of power vd D.In the T3 stage; The one PMOS pipe M1 controlled shutdown; The one NMOS pipe M2 keeps shutoff, the 2nd PMOS pipe M3 and the controlled conducting of the 2nd NMOS pipe M4, and current direction is: electric current is arrived the top crown of storage capacitor CST successively through node C, Node B and node A by the top crown of load capacitance CL.Interval at T3, load capacitance CL and inductance L and storage capacitor CST have formed a LC oscillating circuit, and the electric energy of the last storage of CL is moved back to storage capacitor CST through the LC oscillating circuit and goes up; Move in the process of electric charge to storage capacitor CST at load capacitance CL, the electric current in the inductance L increases to reverse maximum from 0, gets back to 0 again then; When storage capacitor CST top crown voltage equates with load capacitance CL top crown voltage; Electric current in the inductance L reaches reverse maximum, when the electric current in the inductance L when reverse maximum gets back to 0, the voltage of inductance L reaches the minimum of vibration; Turn-off the 2nd PMOS pipe M3 and the 2nd NMOS pipe M4 this moment, T3 is interval to be finished.In the T4 stage; The 2nd PMOS pipe M3 and the 2nd NMOS pipe M4 controlled shutdown; The one PMOS pipe M1 keeps shutoff, the controlled conducting of NMOS pipe M2, and current direction is: electric current arrives earth point through node C and NMOS pipe M2 successively by the top crown of load capacitance CL.Interval at T4, the top crown of load capacitance CL is through NMOS pipe M2 ground connection, and this moment, the top crown electromotive force of load capacitance CL was enhanced to identically with the earth point electromotive force, accomplished the energy recuperation of a work period.
Above-described embodiment is a kind of preferable scheme of the present invention, is not that the present invention is done any pro forma restriction, under the prerequisite that does not exceed the technical scheme that claim puts down in writing, also has other variant and remodeling.

Claims (8)

1. the energy recovering circuit of a low-voltage driving capacitive load; Comprise load capacitance CL and storage capacitor CST; The bottom crown ground connection of storage capacitor CST, the bottom crown ground connection of load capacitance CL is characterized in that: the energy recovering circuit of described low-voltage driving capacitive load also comprises inductance L, first switching tube, second switch pipe and the 4th switching tube; First conduction terminal of said first switching tube is electrically connected with power vd D; The second conduction terminal ground connection of said second switch pipe, second conduction terminal of said first switching tube and first conduction terminal of said second switch pipe are electrically connected on node C, and said node C is electrically connected with the top crown of load capacitance CL; Second conduction terminal of said the 4th switching tube is electrically connected with first conduction terminal of inductance L; Second conduction terminal of said inductance L is electrically connected with node C, and first conduction terminal of said the 4th switching tube is electrically connected with the top crown of storage capacitor CST, the suspension control signal control respectively of said first switching tube, second switch pipe and the 4th control end of switching tube.
2. the energy recovering circuit of low-voltage driving capacitive load according to claim 1; It is characterized in that: described the 4th switching tube is the 2nd a NMOS pipe; The substrate lead-out wire ground connection of said the 2nd NMOS pipe; The drain electrode of said the 2nd NMOS pipe is connected in node A, and described node A is electrically connected with the top crown of storage capacitor CST, and the source electrode of said the 2nd NMOS pipe is electrically connected on Node B; Described Node B is electrically connected with first conduction terminal of inductance L, the suspension control signal control respectively of the grid of the 2nd NMOS pipe.
3. the energy recovering circuit of low-voltage driving capacitive load according to claim 2; It is characterized in that: the energy recovering circuit of described low-voltage driving capacitive load also comprises the 3rd switching tube; Second conduction terminal of said the 3rd switching tube and second conduction terminal of said the 4th switching tube are electrically connected on Node B; Described Node B is electrically connected with first conduction terminal of inductance L; First conduction terminal of said the 3rd switching tube and first conduction terminal of said the 4th switching tube are electrically connected on node A, and described node A is electrically connected with the top crown of storage capacitor CST, said the 3rd control end of switching tube suspension control signal control.
4. the energy recovering circuit of low-voltage driving capacitive load according to claim 3; It is characterized in that: described first switching tube is a PMOS pipe, and described second switch pipe is a NMOS pipe, and described the 3rd switching tube is the 2nd a PMOS pipe; The substrate lead-out wire of said the 2nd PMOS pipe is electrically connected with power vd D; The source electrode of said the 2nd PMOS pipe is electrically connected on node A, and described node A is electrically connected with the top crown of storage capacitor CST, and the drain electrode of said the 2nd PMOS pipe is electrically connected on Node B; Described Node B is electrically connected with first conduction terminal of inductance L; The top crown of said inductance L and load capacitance CL is electrically connected on node C, and said node C is electrically connected with the drain electrode of PMOS pipe and the drain electrode of NMOS pipe respectively, and the substrate lead-out wire and the source electrode of said PMOS pipe all are electrically connected with power vd D; The substrate lead-out wire and the source grounding of said NMOS pipe, said PMOS pipe, NMOS pipe and the suspension control signal control respectively of the second gate pmos utmost point.
5. the energy recovering circuit of low-voltage driving capacitive load according to claim 4; It is characterized in that: the energy recovering circuit of described low-voltage driving capacitive load includes inverter INV1; The output of said inverter INV1 is electrically connected with the grid of said the 2nd PMOS pipe; The grid of the input of said inverter INV1 and the 2nd NMOS pipe is electrically connected on node D, and described node D receives control signal SC3.
6. according to claim 1 or 2 or 3 or the energy recovering circuit of 4 or 5 described low-voltage driving capacitive loads, it is characterized in that: the capacitance of described load capacitance CL is less than or equal to the capacitance of described storage capacitor CST.
7. the driving method of the energy recovering circuit of a low-voltage driving capacitive load; The driving method of the energy recovering circuit of described low-voltage driving capacitive load is applicable to the energy recovering circuit of low-voltage driving capacitive load as claimed in claim 1; Through each switching tube in the energy recovering circuit of control signal driving low-voltage driving capacitive load; Change the circuit running status; Reach the energy recuperation purpose, it is characterized in that: the driving method of the energy recovering circuit of low-voltage driving capacitive load may further comprise the steps:
Step 1: a work period can be divided into four T1, T2, T3 and T4 four-stage;
Step 2: in the T1 stage, second switch pipe controlled shutdown, first switching tube is kept shutoff, the controlled conducting of the 4th switching tube; Storage capacitor CST and inductance L and load capacitance CL have formed a LC oscillating circuit, and storage capacitor CST goes up the electric energy that stores and nondestructively moved to load capacitance CL upward through the LC oscillating circuit, moves in the process of electric charge to load capacitance CL at storage capacitor CST; Electric current in the inductance L increases to maximum forward current value from 0; Get back to 0 again then, when storage capacitor CST top crown voltage equated with load capacitance CL top crown voltage, the electric current in the inductance L reached the forward maximum; When the electric current in the inductance L gets back to 0 from the forward maximum; The voltage of inductance L reaches the peak of vibration, and this moment, control signal was turn-offed the 4th switching tube, and T1 is interval to be finished;
Step 3: interval at T2; The 4th switching tube controlled shutdown, the second switch pipe is kept shutoff, the controlled unlatching of first switching tube; Power vd D is enhanced to the top crown of load capacitance CL through first switching tube, and the magnitude of voltage of the top crown of load capacitance CL equates with the magnitude of voltage of power vd D;
Step 4: interval at T3, the first switching tube controlled shutdown, the second switch pipe is kept shutoff; The controlled conducting of the 4th switching tube, load capacitance CL and inductance L and storage capacitor CST have formed a LC oscillating circuit, and the electric energy of the last storage of CL is moved back on the storage capacitor CST through the LC oscillating circuit carries out energy recuperation; Move in the process of electric charge to storage capacitor CST at load capacitance CL, the electric current in the inductance L increases to reverse maximum from 0, gets back to 0 again then; When storage capacitor CST top crown voltage equates with load capacitance CL top crown voltage; Electric current in the inductance L reaches reverse maximum, and when the electric current in the inductance L got back to 0 from reverse maximum, the voltage of inductance L reached the minimum of vibration; Turn-off the 4th switching tube this moment, T3 is interval to be finished;
Step 5: interval at T4; The 4th switching tube controlled shutdown; First switching tube is kept shutoff, the controlled conducting of second switch pipe, and the top crown of load capacitance CL is through second switch pipe ground connection; This moment, the top crown electromotive force of load capacitance CL was enhanced to identically with the earth point electromotive force, accomplished a work period.
8. the driving method of the energy recovering circuit of low-voltage driving capacitive load according to claim 7; It is characterized in that: the energy recovering circuit of described low-voltage driving capacitive load also comprises the 3rd switching tube; Second conduction terminal of said the 3rd switching tube and second conduction terminal of said the 4th switching tube are electrically connected on Node B; Described Node B is electrically connected with first conduction terminal of inductance L; First conduction terminal of said the 3rd switching tube and first conduction terminal of said the 4th switching tube are electrically connected on node A, and described node A is electrically connected with the top crown of storage capacitor CST, and the on off state of described the 3rd switching tube is identical with the on off state of the 4th switching tube.
CN201110206962A 2011-07-22 2011-07-22 Energy recycling circuit capable of driving capacitive load at low voltage and driving method for energy recycling circuit Pending CN102332755A (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
CN201110206962A CN102332755A (en) 2011-07-22 2011-07-22 Energy recycling circuit capable of driving capacitive load at low voltage and driving method for energy recycling circuit
PCT/CN2012/078449 WO2013013575A1 (en) 2011-07-22 2012-07-10 Energy recycling circuit for driving capacitive load at low voltage and driving method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201110206962A CN102332755A (en) 2011-07-22 2011-07-22 Energy recycling circuit capable of driving capacitive load at low voltage and driving method for energy recycling circuit

Publications (1)

Publication Number Publication Date
CN102332755A true CN102332755A (en) 2012-01-25

Family

ID=45484413

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201110206962A Pending CN102332755A (en) 2011-07-22 2011-07-22 Energy recycling circuit capable of driving capacitive load at low voltage and driving method for energy recycling circuit

Country Status (2)

Country Link
CN (1) CN102332755A (en)
WO (1) WO2013013575A1 (en)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103078411A (en) * 2013-01-08 2013-05-01 海信科龙电器股份有限公司 Energy source collecting device
CN104852724A (en) * 2015-01-09 2015-08-19 杭州硅星科技有限公司 Differential output digital buffer and control method thereof
WO2016019889A1 (en) * 2014-08-07 2016-02-11 王玮冰 Digital transmitter, digital receiver and control method therefor
CN106887949A (en) * 2015-12-16 2017-06-23 德州仪器公司 Lattice energy is reclaimed
CN111884607A (en) * 2020-06-28 2020-11-03 季华实验室 Full-bridge D-class amplifying circuit, cascade power module and high-power radio frequency power supply
TWI832316B (en) * 2022-07-07 2024-02-11 喆富創新科技股份有限公司 Drivers that reduce power consumption of capacitive loads

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5081400A (en) * 1986-09-25 1992-01-14 The Board Of Trustees Of The University Of Illinois Power efficient sustain drivers and address drivers for plasma panel
US5936598A (en) * 1996-03-08 1999-08-10 Nec Corporation Capacitive load drive circuit and method
CN1779756A (en) * 2004-11-19 2006-05-31 南京Lg同创彩色显示系统有限责任公司 Energy recovering circuit and its driving method

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7317454B2 (en) * 2001-08-08 2008-01-08 Lg Electronics, Inc. Energy recovery circuit of display device
KR20010088661A (en) * 2001-08-18 2001-09-28 이규찬 Sustain driving circuit and method for collecting energy using plasma display panel
US6650169B2 (en) * 2001-10-01 2003-11-18 Koninklijke Philips Electronics N.V. Gate driver apparatus having an energy recovering circuit
KR100492816B1 (en) * 2002-02-28 2005-06-03 학교법인 대양학원 Charge-controlled driving circuit for plasma display panel
CN1766969A (en) * 2004-10-29 2006-05-03 南京Lg同创彩色显示系统有限责任公司 Energy recovery circuit
KR100662466B1 (en) * 2005-09-29 2007-01-02 엘지전자 주식회사 Energy recovery circuit

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5081400A (en) * 1986-09-25 1992-01-14 The Board Of Trustees Of The University Of Illinois Power efficient sustain drivers and address drivers for plasma panel
US5936598A (en) * 1996-03-08 1999-08-10 Nec Corporation Capacitive load drive circuit and method
CN1779756A (en) * 2004-11-19 2006-05-31 南京Lg同创彩色显示系统有限责任公司 Energy recovering circuit and its driving method

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103078411A (en) * 2013-01-08 2013-05-01 海信科龙电器股份有限公司 Energy source collecting device
CN103078411B (en) * 2013-01-08 2015-04-29 海信科龙电器股份有限公司 Energy source collecting device
WO2016019889A1 (en) * 2014-08-07 2016-02-11 王玮冰 Digital transmitter, digital receiver and control method therefor
CN104852724A (en) * 2015-01-09 2015-08-19 杭州硅星科技有限公司 Differential output digital buffer and control method thereof
CN104852724B (en) * 2015-01-09 2018-04-06 杭州硅星科技有限公司 A kind of difference output digit buffer and its control method
CN106887949A (en) * 2015-12-16 2017-06-23 德州仪器公司 Lattice energy is reclaimed
CN106887949B (en) * 2015-12-16 2020-07-14 德州仪器公司 Gate energy recovery
CN111884607A (en) * 2020-06-28 2020-11-03 季华实验室 Full-bridge D-class amplifying circuit, cascade power module and high-power radio frequency power supply
CN111884607B (en) * 2020-06-28 2024-06-18 季华实验室 Full-bridge D-type amplifying circuit, cascade power module and high-power radio frequency power supply
TWI832316B (en) * 2022-07-07 2024-02-11 喆富創新科技股份有限公司 Drivers that reduce power consumption of capacitive loads

Also Published As

Publication number Publication date
WO2013013575A1 (en) 2013-01-31

Similar Documents

Publication Publication Date Title
CN101521459B (en) Resonant switched capacitor direct current voltage converter
CN102332755A (en) Energy recycling circuit capable of driving capacitive load at low voltage and driving method for energy recycling circuit
CN101388612B (en) Soft switch circuit controlling method in switch power source
CN101267156B (en) Separation driving circuit with discharging channel
CN103280948A (en) Impulse modulation magnetic separation drive circuit
CN106233629B (en) It include the electric charge recycling circuit of the switch power grade with floating rail
CN102969889A (en) Self-powered source driving circuit and switching power supply applying same
KR101675846B1 (en) Dc-dc boost converter circuit and method for driving the same
CN104319983B (en) A kind of source driving method, drive circuit and Switching Power Supply being used in Switching Power Supply
CN103199677A (en) One-way isolated type metal-oxide-semiconductor filed-effect transistor (MOSFET) drive circuit
CN102684525A (en) Inverter circuit and control method for same
CN104184310A (en) Optically powered drive circuit and method for controlling a semiconductor switch
CN100380809C (en) High frequency control of a semiconductor switch
CN103633839A (en) Improved Z-source boosting DC (direct current)-DC converter
CN105553259B (en) self-powered control circuit, control method and switching circuit
US7348940B2 (en) Driving circuit for energy recovery in plasma display panel
CN203883673U (en) Improved Z-source boost DC-DC converter
CN105743341A (en) Voltage multiplication circuit
CN205249037U (en) Switch triode from supply circuit , LED drive module and integrated circuit
CN108900076A (en) Bridge driving circuit on inverter
CN103997205A (en) Self power supplying source electrode drive circuit and switching power supply using same
CN104852562A (en) Low-loss universal starting circuit of switching power chip
CN107172733A (en) A kind of electromagnetic heating system and its method of work
CN201118440Y (en) A power on circuit and electronic device
CN202616991U (en) Soft switching synchronous rectification BUCK converter for small power

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
ASS Succession or assignment of patent right

Owner name: WUHAN SIPHONE TECHNOLOGIES CO., LTD.

Free format text: FORMER OWNER: HANGZHOU GUIXING TECHNOLOGY CO., LTD.

Effective date: 20130730

C41 Transfer of patent application or patent right or utility model
COR Change of bibliographic data

Free format text: CORRECT: ADDRESS; FROM: 310012 HANGZHOU, ZHEJIANG PROVINCE TO: 430070 WUHAN, HUBEI PROVINCE

TA01 Transfer of patent application right

Effective date of registration: 20130730

Address after: 430070, room 4, building 88, beacon technology building, No. 418 post hospital road, Hongshan District, Hubei, Wuhan

Applicant after: WUHAN SIPHONE?TECHNOLOGIES CO., LTD.

Address before: 310012, B404, building 99, Huaxing Road, Zhejiang, Hangzhou

Applicant before: Hangzhou Guixing Technology Co., Ltd.

C12 Rejection of a patent application after its publication
RJ01 Rejection of invention patent application after publication

Application publication date: 20120125