CN102288298B - Detector simulator device - Google Patents
Detector simulator device Download PDFInfo
- Publication number
- CN102288298B CN102288298B CN 201110108840 CN201110108840A CN102288298B CN 102288298 B CN102288298 B CN 102288298B CN 201110108840 CN201110108840 CN 201110108840 CN 201110108840 A CN201110108840 A CN 201110108840A CN 102288298 B CN102288298 B CN 102288298B
- Authority
- CN
- China
- Prior art keywords
- simulator
- interface
- detector
- module
- governor circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Tests Of Electronic Circuits (AREA)
Abstract
The invention relates to a detector simulator device, which comprises a simulator host used for being in control connection with an upper computer, the simulator host comprises a switch and indication module and a main control circuit, the signal input end of the main control circuit is used for being in bidirectional connection with a detector interface circuit through an interface adapter, the control output end of the switch and indication module is in bidirectional connection with the control input end of the main control circuit, and the output end of the main control circuit is provided with a test interface used for connecting the input end of a simulator measurement interface. The detector simulator device adopts a main control circuit of an advanced RISC machine (ARM) and field-programmable gate array (FPGA) as a core and can replace an expensive infrared detector, the development cost of a processing circuit of the infrared detector is reduced, a development platform is provided for an infrared imaging circuit, the integration degree is high, the size is small, the power consumption is low, the use is convenient, and simultaneously, the detector simulator device also has good updating and expansion capability.
Description
Technical field
The invention belongs to the infrared eye analogue technique, relate in particular to a kind of detector simulator device.
Background technology
The input-output characteristic of the strict Reality simulation detector of infrared eye simulator apparatus, the external interface of simulator is identical with true prober interface, can be directly connected on the detector input interface of signal acquisition circuit.The output of simulator is subjected to integrated signal that signal acquisition circuit sends and the control of master clock signal, under the effect of integrated signal and master clock signal, and the analog level of exporting by analog interface according to the output characteristic of true detector.The main working process of infrared eye is: interface circuit provides the simulating signals such as integrated signal, master clock signal and bias voltage to detector, detector output contains the simulating signal of Infrared Scene information, and the analog signal output retention time of each pixel is identical with the cycle of master clock signal.
The Infrared Scene (as uncorrected infrared image, certain Infrared Scene (target) image that gathers in advance etc.) that the infrared eye simulator apparatus is can emulation different also can be exported dynamic video.Infrared Scene image and infrared dynamic video are pre-stored in the FLASH device of system by USB interface, can export different images by menu setecting.Simulator not only can obtain by USB interface the data of host computer, also can directly read the peripheral hardwares such as flash disk on USB interface.
For true infrared eye, the output signal of each pixel is certain regular waveform, so simulator will be exported according to the true waveform that gathers the signal of each pixel.For the real infrared signal of emulation true to nature, the output clock frequency must be far away higher than MC.Adopt PLL to carry out frequency multiplication to MC for this reason, obtain the high-frequency clock signal, then grey scale signal and the waveform signal of each pixel are merged, the waveform signal after merging at last outputs to the outside DAC chip.
Summary of the invention
The purpose of this invention is to provide a kind of detector simulator device, substitute real infrared eye, can directly be connected with the prober interface circuit, effectively the hyperchannel I/O of analog prober, thereby reduce the R﹠D costs of infrared eye treatment circuit, improve efficiency of research and development.
For achieving the above object, the present invention adopts following technical scheme: a kind of detector simulator device, comprise for the simulator main frame of host computer control linkage, described simulator main frame comprises switch and indicating module and governor circuit, and the signal input part of described governor circuit is used for being connected with the prober interface circuit is two-way by interface adapter; The control output end of described switch and indicating module is connected with the control input end of governor circuit is two-way; The output terminal of governor circuit is provided with the test interface that is connected for the input end with the simulator measurement interface; Governor circuit also is provided with the communication interface that is connected for host computer.
The output terminal of described governor circuit also is connected with the LCD display module.
Described governor circuit is comprised of ARM main frame template and the waveform storage output template that communicates with connection, and described waveform storage output template realized by FPGA, and be connected with the prober interface circuit is two-way by interface adapter.
Described ARM main frame template realizes that the simulator main frame shows, switch and indicating module signal are processed and driven, are connected with the simulator measurement interface with host computer communication connection, control LCD display module, and is connected with the interface signal of waveform storage output template.
Described waveform storage output template comprises logical signal conversion module, waveform clock module, waveform storage output module, serial communication module.
Also be provided with the host computer that connects by communication interface on described governor circuit.
The input end of described control circuit is connected with wave memorizer.
Described governor circuit also comprises power module.
Detector simulator device of the present invention adopts take governor circuit as core, read the data in memory device, and the control sequential outputting analog signal of sending here according to the prober interface circuit and other level signals, video that simultaneously will be to be exported is with standard P AL standard formatted output, for follow-up comparison, gauge tap is completed the selection to detector simulation device mode of operation; This device can substitute expensive infrared eye, reduces the R﹠D costs of infrared eye treatment circuit, for the infrared imaging circuit provides research/development platform; And integrated level is high, volume is little, low in energy consumption, easy to use, also have simultaneously good upgrading and extended capability.
Description of drawings
Fig. 1 is detector simulator device composition frame chart of the present invention;
Fig. 2 is detector simulation device governor circuit hardware block diagram of the present invention.
Embodiment
The below is described in further details the present invention.
Be illustrated in figure 1 as the composition frame chart of detector simulator device of the present invention, comprise for the simulator main frame of host computer control linkage, the simulator main frame comprises switch and indicating module and governor circuit, and the signal input part of governor circuit is used for being connected with the prober interface circuit is two-way by interface adapter; The control output end of switch and indicating module is connected with the control input end of governor circuit is two-way; The output terminal of governor circuit is provided with the test interface that is connected for the input end with the simulator measurement interface; In addition, governor circuit also is provided with the communication interface that is connected for host computer; The output terminal of governor circuit also is connected with LCD display module (the present embodiment employing LCD display), and switch and indicating module comprise switch, button and pilot lamp.
USB interface and LAN interface are used for the communication connection of simulator main frame and host computer, and interface adapter is used for the simulator main frame and is connected connection with the prober interface circuit.The simulator main frame is take ARM and FPGA as core, mainly complete the function such as mode decision, communication connection, condition monitoring, data storage, waveform output of simulator, the control sequential corresponding analog waveform signal of output and other level signal that the simulator main frame is sent here according to the prober interface circuit, switch/button/the pilot lamp of simulator main frame is completed model selection, waveform sequential control and the state indication of simulator, and LCD display is mainly used in duty and the monitoring parameter of display simulation device.Host computer is connected with the simulator main frame by LAN or USB interface, carries out the work such as the setting of simulator parameter, Wave data generation, data management, data download, simulator host computer control, simulator running state monitoring.
Be illustrated in figure 2 as detector simulation device governor circuit hardware block diagram, governor circuit is the core of simulator, mainly comprise power module, simulator ARM main frame template and waveform storage output template, ARM main frame template comprises the ARM module, be used for the interface that is connected with the LCD display module with switch/button/indicating lamp module, waveform storage output template comprises logical signal conversion module, waveform clock module, waveform storage output module, serial communication module, waveform data memory (not shown), and the below mainly describes each functional module of governor circuit.
ARM main frame template mainly realizes connection and the management of peripheral components, mainly comprise the USB interface communication connection of ARM and host computer, to LCD display management, switch/button/pilot lamp signal processing and driving, simulator test interface, and with the interface signal of waveform template.
Simulator logical signal conversion module is realized by FPGA.This module is mainly completed the level translation of logical signal between detector and simulator main frame, makes the simulator main frame can be compatible with the detector logical signal of 5V and 3.3V, for FPGA and ARM provide required logical signal.
The waveform clock module is realized by FPGA.This module generates the required waveform clock signal of waveform storage output module according to nuclear clock in the MC signal of detector and FPGA, provides reference clock for simulator carries out Wave data output.
Waveform is stored output template and is realized by FPGA, and this module is completed the waveform storage and controlled function with output timing take the waveform clock as benchmark.In order to guarantee ARM and DAC to the uniqueness of wave memorizer operation and the integrality of Wave data, satisfy waveform output rapidity requirement, when DAC carried out the waveform output function, ARM can not carry out read-write operation to wave memorizer; Only have the DAC of working as to complete a frame waveform output function, ARM could carry out read-write operation to wave memorizer.During ARM carried out read-write operation to wave memorizer, DAC output stopped output waveform, until ARM has completed the operation to wave memorizer, DAC begins output waveform again.The Wave data memory block is comprised of the sram chip of 16 256K words, and the sram chip of these 16 256K words is corresponding with 16 16 DAC chips respectively, forms 16 road Wave data analog output channels.
The FPGA serial communication module is mainly completed the interconnects and communication of simulator and detector serial communication interface signal SERCLK, SERDAT, SERCL.FPGA receives from the serial data of detector and is temporarily stored in the ram buffer of FPGA, and in can the ram buffer with FPGA, serial data to be sent sends to detector according to the serial interface communication agreement.
LCD interface display module is mainly realized ARM to the driving function of LCD, and required input/output signal logic and sequential are determined according to selected ARM and LCD, should be able to be satisfied ARM LCD display is carried out all operations.
The simulator governor circuit adopts interface adapter to be connected with the prober interface circuit, adopt the general-purpose interface definition in simulator governor circuit one side, define according to model and the interface circuit leg signal thereof of detector in detector one side, in simulator work/test and debugging, need to select different cables according to the type photodetector of simulating and interface circuit thereof.
Power module is direct supply with the 220VAC power conversion, provide simulator ARM main frame template and waveform storage output template required direct current digital power and DC simulation power supply, and provide required datum according to the requirement of waveform storage output template for simulator DAC.
Detector simulator device is two kinds of patterns according to the object different definition of simulation: linear array pattern and face battle array pattern.The interface adapter different according to different model selections.For compatible face battle array and two kinds of detectors of linear array, the part signal passage will be multiplexing.The major function of detector simulator device is as follows:
(1) the hyperchannel I/O of falseface array detector and detector array comprises the various detectors such as face battle array 320 * 256, face battle array 640 * 512, linear array 480 * 6, linear array 576 * 6;
(2) show the work at present pattern of detector simulation device;
(3) detect the supply voltage that the prober interface circuit is sent here, if monitored supply voltage lower than index request, is forbidden output waveform signals, supply voltage is output waveform signals just normally;
(4) possess the power-on self-test brake is arranged, can show the self check state.
According to the description of above detector simulation device function, the groundwork flow process of detector simulation device is as follows:
1. whether simulator self check: carry out self check after the detector simulation device powers on, LCD display can show process and the self-detection result of self check, working properly to judge the detector simulation device;
2. normal outputting analog signal: the detector simulation device enters normal operating conditions after completing self check, the information such as the mode output signal of LCD display display simulation device and operational factor.
Claims (4)
1. detector simulator device, it is characterized in that: comprise for the simulator main frame of host computer control linkage, described simulator main frame comprises switch and indicating module and governor circuit, and the signal input part of described governor circuit is connected with the prober interface circuit is two-way by interface adapter; The control output end of described switch and indicating module is connected with the control input end of governor circuit is two-way; The output terminal of governor circuit is provided with the test interface that is connected for the input end with the simulator measurement interface; Governor circuit also is provided with the communication interface that is connected for host computer; Described governor circuit is comprised of ARM main frame template and the waveform storage output template that communicates with connection, and described waveform storage output template realized by FPGA, and be connected with the prober interface circuit is two-way by interface adapter; Described ARM main frame template realizes that the simulator main frame shows, switch and indicating module signal are processed and driven, are connected with the simulator measurement interface with host computer communication connection, control LCD display module, and is connected with the interface signal of waveform storage output template; Described waveform storage output template comprises logical signal conversion module, waveform clock module, waveform storage output module, serial communication module.
2. detector simulator device according to claim 1, it is characterized in that: the output terminal of described governor circuit also is connected with the LCD display module.
3. detector simulator device according to claim 1 and 2, it is characterized in that: the input end of described governor circuit also is connected with wave memorizer.
4. detector simulator device according to claim 3, it is characterized in that: described governor circuit also comprises power module.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 201110108840 CN102288298B (en) | 2011-04-28 | 2011-04-28 | Detector simulator device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 201110108840 CN102288298B (en) | 2011-04-28 | 2011-04-28 | Detector simulator device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102288298A CN102288298A (en) | 2011-12-21 |
| CN102288298B true CN102288298B (en) | 2013-05-08 |
Family
ID=45334907
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 201110108840 Expired - Fee Related CN102288298B (en) | 2011-04-28 | 2011-04-28 | Detector simulator device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102288298B (en) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102538972B (en) * | 2011-12-31 | 2014-04-09 | 中国电子科技集团公司第四十一研究所 | Infrared focal plane array signal simulator |
| CN104036080A (en) * | 2014-06-09 | 2014-09-10 | 西安电子科技大学 | Multi-spectral infrared detection simulator |
| CN105930292B (en) * | 2016-04-28 | 2018-12-18 | 上海机电工程研究所 | A kind of method and its system realizing IR Scene high speed and injecting in real time |
| CN106468668B (en) * | 2016-09-28 | 2019-03-12 | 北京凯视佳光电设备有限公司 | Industrial camera cylinder detection method |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2727976B2 (en) * | 1994-09-12 | 1998-03-18 | 日本電気株式会社 | In-circuit emulator |
| CN101425098B (en) * | 2007-10-31 | 2010-08-25 | 中国科学院沈阳自动化研究所 | Analogue method and apparatus outputted by infrared detector |
| CN102004219B (en) * | 2010-09-17 | 2014-06-04 | 南京理工大学 | Infrared focal plane array detector simulation device and method |
-
2011
- 2011-04-28 CN CN 201110108840 patent/CN102288298B/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| CN102288298A (en) | 2011-12-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102004219B (en) | Infrared focal plane array detector simulation device and method | |
| CN102087606B (en) | FPGA configuration file update device | |
| CN105738854A (en) | Simulation memory test board system for intelligent ammeter embedded application and test method | |
| CN102288298B (en) | Detector simulator device | |
| CN103308846B (en) | Method and device for detecting functional performance of integrated chip based on model identification | |
| CN104575342A (en) | Integral liquid crystal module testing device | |
| CN201600928U (en) | Chip test system and automatic test vector generator ATPG | |
| CN101320065A (en) | Simulation test method of space flight optical remote sensor imaging circuit | |
| KR20090127834A (en) | Systems and methods for testing integrated circuit devices | |
| CN109342928A (en) | A kind of apparatus for testing chip and method | |
| CN105404538A (en) | FPGA-based device and method for loading and upgrading object codes | |
| CN109254883B (en) | Debugging device and method for on-chip memory | |
| CN201637790U (en) | Analog converter test bench | |
| CN116719684B (en) | 3D packaged chip test system | |
| CN203260029U (en) | System chip prototype verification debugging device based on field programmable gate array (FPGA) | |
| CN104216324A (en) | Synthetic aperture radar task management controller and related method thereof | |
| CN106295578A (en) | A kind of iris identification device of high integration | |
| CN101615156A (en) | But the system of displaying erasing and writing life of removable storage device in real time | |
| CN108920197A (en) | A kind of loaded circuit and loading method improving the serial passive loading speed of FPGA | |
| CN201754168U (en) | Position control instruct converter test bench | |
| CN103796009B (en) | A kind of FPGA quality diagnosis test macro | |
| CN102945199B (en) | System and method for intelligently detecting display card working condition | |
| CN202285042U (en) | Automatic test system for complex programmable logic device (CPLD) | |
| CN103983935A (en) | Indicating instrument detecting system and method | |
| CN202818323U (en) | Base band NPZ code error detector based on FPGA chip |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20130508 Termination date: 20210428 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |