CN102254225B - Evolvable hardware implementation method based on trend-type compact genetic algorithm - Google Patents

Evolvable hardware implementation method based on trend-type compact genetic algorithm Download PDF

Info

Publication number
CN102254225B
CN102254225B CN 201110148507 CN201110148507A CN102254225B CN 102254225 B CN102254225 B CN 102254225B CN 201110148507 CN201110148507 CN 201110148507 CN 201110148507 A CN201110148507 A CN 201110148507A CN 102254225 B CN102254225 B CN 102254225B
Authority
CN
China
Prior art keywords
chromosome
value
fitness
winr
individual
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN 201110148507
Other languages
Chinese (zh)
Other versions
CN102254225A (en
Inventor
邱跃洪
姜庆辉
江宝坦
许维星
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
XiAn Institute of Optics and Precision Mechanics of CAS
Original Assignee
XiAn Institute of Optics and Precision Mechanics of CAS
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by XiAn Institute of Optics and Precision Mechanics of CAS filed Critical XiAn Institute of Optics and Precision Mechanics of CAS
Priority to CN 201110148507 priority Critical patent/CN102254225B/en
Publication of CN102254225A publication Critical patent/CN102254225A/en
Application granted granted Critical
Publication of CN102254225B publication Critical patent/CN102254225B/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Management, Administration, Business Operations System, And Electronic Commerce (AREA)

Abstract

The invention relates to an evolvable hardware implementation method based on a trend-type compact genetic algorithm, and the method comprises the following steps of: 1) obtaining configuration parameters of an actual programmable logic device; 2) mapping the configuration parameters of the actual programmable logic device and forming into chromosome individuals; 3) calculating the fitness of thecurrent chromosome individuals; and 4) identifying whether to terminate the evolvement according to the situation of the fitness. The evolvable hardware implementation method based on the trend-type compact genetic algorithm can be used for enhancing the search capability of a hardware configuration bit string, increasing the diversity of a candidacy solution space, obtaining high-quality and optimal hardware configuration structure bit string more fast, greatly increasing the convergence speed, reducing the time required by obtaining an optimal hardware circuit structure and enhancing the real-time performance of the actual evolvable hardware.

Description

Evolution hardware implementation method based on the compact genetic algorithm of trend type
Technical field
The invention belongs to the computer control field, relate to a kind of implementation method of the hardware that develops, relate in particular to a kind of evolution hardware implementation method based on the compact genetic algorithm of trend type.
Background technology
Evolution hardware (Evolvable Hardware) is a kind of hardware circuit or large scale integrated circuit, and the structure that it can change self as biological variation according to environment has the function of self-organization, self-adaptation, selfreparing to adapt to its living environment.
Evolution hardware is by the simulating nature evolutionary process thought of evolution algorithmic to be used for the design of hardware physical arrangement, and mainly be made of two key elements: one is to be the programmable logic device (PLD) of representative with CPLD, FPGA, and another is evolution algorithmic.The realization of evolution hardware is based upon on the basis of EVOLUTIONARY COMPUTATION and programmable logic device (PLD) development.
The ultimate principle of evolution hardware is that configuration bit string that structure and performance of programmable logic device and parameter etc. are formed is as the evolution object of evolution algorithmic, produce the corresponding configuration bit string of current required realization function by the evolution operation of evolution algorithmic, download it in the programmable logic device (PLD) again, through demand adaptation degree comparison repeatedly and the operation of developing, constantly generate and level off to the configuration bit string of demand adaptation degree the best, obtain the hardware configuration of the most suitable current environment and action purpose at last, namely by directly adjusting the configuration bit string of programmable logic device (PLD), thereby obtain the hardware configuration of required the best, to guarantee that hardware configuration is in the most suitable state always, keep it to work real-time and efficiently.
Evolution algorithmic is that a kind of random search with robustness is optimized algorithm, and it seeks the optimum solution of problem by the biological evolution process of simulation the Nature according to the natural selection rule of simple genetic manipulation and the survival of the fittest.Evolution algorithmic has features such as the highly-parallel of being suitable for and self-organization, self study, self-adaptation.When using evolution algorithmic that practical problems is found the solution, algorithm can utilize the relevant information that obtains in the evolutionary process to organize search behavior voluntarily on the one hand.On the other hand because evolution algorithmic adopts the mode of population to organize the search of carrying out optimum solution, thereby can search for simultaneously a plurality of zones of the solution space of practical problems, therefore be particularly suitable for large-scale parallel.
Compact genetic algorithm (CGA, Compact Genetic Algorithm) is a kind of in the evolution algorithmic commonly used, and its probability of use variable is described problem candidate solution space.Considering when realizing evolution hardware, require the working time of evolution algorithmic consumption still less, is very undesirable and carry out the needed time loss of evolution algorithmic by software.Therefore, the researcher begins consider to use hardware such as FPGA to carry out evolution algorithmic.The fundamental purpose that the CGA algorithm is suggested is exactly for evolution algorithmic is carried out at hardware better.By hard-wired CGA algorithm, reduced evolution algorithmic significantly in the consumption of working time.Come the problem of representation solution space owing to the probability of use variate-value simultaneously, thereby reduced storage resources required when hardware is realized.
Be convenient to hard-wired advantage although the CGA algorithm has, it only is applicable to and solves comparatively significantly simple problem of regularity, is easy to take place the local convergence phenomenon for complicated problems algorithm slightly in evolutionary process.In addition, before the probability variable convergence, the CGA algorithm is lost the outstanding solution that obtains through regular meeting.The most key is, when using the CGA algorithm to realize evolution hardware, because its search capability deficiency, speed of convergence are slow, the evolution hardware that causes realizing is difficult to be applicable to the demand of practical application.
Summary of the invention
In order to solve the above-mentioned technical matters that exists in the background technology, the invention provides a kind of search capability of hardware configuration structure bit string, evolution hardware implementation method based on the compact genetic algorithm of trend type that improves the diversity in candidate solution space, obtains the hardware configuration structure bit string of high-quality optimum quickly, improved speed of convergence significantly, reduced the needed time of hardware circuit that obtains optimum and strengthened the real-time of actual evolution hardware of strengthening.
Technical solution of the present invention is: the invention provides a kind of evolution hardware implementation method based on the compact genetic algorithm of trend type, its special character is: described evolution hardware implementation method based on the compact genetic algorithm of trend type may further comprise the steps:
1) obtains the configuration parameter of actual programmable logic device (PLD);
2) configuration parameter of the programmable logic device (PLD) of the reality that step 1) is acquired shines upon and forms the chromosome individuality; Described chromosome individuality is to separate the binary string that mapping obtains by one in the practical problems solution space; The individual Chromosome={chrom[1 of described chromosome] ..., chrom[i] ..., chrom[L] }, each is for the individual winner={winr[1 of the optimum chromosome that develops] ..., winr[i] ..., winr[L] }, wherein L represents the length of chromosome individuality, the span of i is [1, L];
3) according to the input and output logical relation of the individual corresponding evolution circuit of chromosome, calculate the fitness value fitness when the prochromosome individuality; Described fitness value fitness represents the degree of conformity between the circuit logic function of current circuit logic function and practical problems demand;
4) whether the situation of the fitness value fitness that acquires according to step 3) stops judging to developing, if fitness equals zero, then evolutionary process finishes; If fitness is not equal to zero, then continue execution in step 1)~step 4).
Above-mentioned steps 2) specific implementation is:
2.1) to the probability variable initialization;
2.2) obtain the individual winner of optimum chromosome;
2.3) hold back that tendency is judged and probability variable upgrades;
2.4) carry out mutation operation; Described mutation operation refers in the coded strings of chromosome individuality, according to certain variation probability, uses some allelic value to replace genic value on wherein the change point, thereby forms new chromosome individuality.
Above-mentioned steps 2.1) specific implementation is:
2.1.1) make probability variable P={p[1], p[2] ..., p[i] ..., p[L] } be all 0.5, chrom[i among the individual Chromosome of the value representation chromosome of described probability variable P] be 1 probability, wherein the span of i is [1, L];
2.1.2) generate two individual Chromosome_a of separate initialization chromosome and Chromosome_b at random according to probability variable P, and the individual Chromosome_a of chromosome and Chromosome_b are sent into evolutionary process first.
Above-mentioned steps 2.2) specific implementation is:
2.2.1) the individual Chromosome_a of two chromosomes and the Chromosome_b that at first will develop the present age compare, and selects fitness value better chromosome individuality among both, as the individual winner of current optimum chromosome;
2.2.2) by setting the resampling cycle, in evolutionary process, when identical generation with the cycle, use the probable value P_samp resampling irrelevant with current probability variable value, generate the individual Chromosome_s of new chromosome, and itself and the individual winner of current optimum chromosome are compared, choose a side outstanding among both as new optimum chromosome individuality winner.
Above-mentioned steps 2.3) specific implementation is:
2.3.1) with each winr[i of the individual winner of optimum chromosome] reverse;
2.3.2) relatively the fitness value fitness_w of the individuality after each counter-rotating and the fitness value fitness_wn of former individuality;
2.3.3) if fitness_w greater than fitness_wn, then continue to judge winr[i] and value, if winr[i] value after reversing is 1, then upgrades p[i by increasing step-length et]; If winr[i] value after reversing is 0, then upgrades p[i by reducing step-length et]; Wherein upgrade step-length et and equal 1/N, N represents the population number; If fitness_w is less than fitness_wn, then do not carry out corresponding p[i] the renewal operation, i.e. p[i] remain unchanged.
Above-mentioned steps 2.4) specific implementation is to adopt binary coding to realize or the realization of employing random variation operator.
Above-mentioned steps 2.4) implementation is when adopting binary coding to realize in, described step 2.4) specific implementation is: to winr[i] value and probability variable value p[i thereof] judge, if p[i] value less than 0.5 and winr[i] value be 1, then this position is made a variation, it is become 0; If p[i] value more than or equal to 0.5 and winr[i] value be 0, then this position is made a variation, it is become 1.
Above-mentioned steps 2.4) implementation is when adopting the random variation operator to realize in, described step 2.4) specific implementation be: select the random variation template for use, set variation probability P _ mode, usually value in 0.01~0.001 scope, generate random variation template mutatemode={mtmd[1 according to probability] ..., mtmd[i], ..., mtmd[L] }, the length of template is identical with the length of winner, if mtmd[i] value be 1, winr[i then] morph, namely inversion operation is carried out in this position.
Above-mentioned steps 3) specific implementation of structure fitness is:
fitness = Σ j [ outputvalue ( j ) - idealvalue ( j ) ] 2
Wherein, outputvalue represents the actual output of current evolution circuit, and idealvalue represents the output of the circuit structure of practical problems demand, and j represents the number of the circuit output of practical problems demand.
Advantage of the present invention is:
The invention provides a kind of based on the compact genetic algorithm (TCGA of trend type, Compact Genetic Algorithm with Tendency) evolution hardware implementation method, this method with the configuration structure bit string of actual programmable logic device (PLD) as the evolution object, advantage with the allocation optimum bit string that faster more accurately obtains actual hardware, the real-time of evolution hardware can be provided effectively, this method is when having kept being easy to hard-wired advantage, can improve the speed of convergence of evolution algorithmic effectively, be a kind of more implementation method of the evolution hardware of hard real-time that has.This method has strengthened the search capability for optimum hardware configuration structure bit string, and has improved the diversity in candidate solution space; Can obtain the hardware configuration structure bit string of high-quality optimum quickly; Improve speed of convergence significantly, reduced the optimum needed time of hardware circuit that obtains; Strengthened the real-time of actual evolution hardware, particularly, advantage of the present invention mainly contains:
1, introduced current configuration bit string towards the judgement of the tendency of allocation optimum bit string, can go on foot all little by little near the allocation optimum bit string at each with the renewal that promotes probability variable.In the evolutionary process in each generation, for candidate's chromosome individuality each, at first it is reversed, then the individuality after each counter-rotating of judgement comparison and the fitness value between the former individuality.When the fitness value of new individuality is bigger, judge the value of counter-rotating position again, if the value after this reverses is 1, then upgrade this corresponding probability variable value by the step-length that increases 1/N; If the value after this reverses is 0, then upgrade this corresponding probability variable value by the step-length that reduces 1/N.N represents the population number that develops.Dependence has been guided the renewal direction of the probability variable value of candidate's chromosome individuality effectively for the judgement of convergent tendency, makes candidate's chromosome individuality can converge to optimum hardware configuration bit string quickly.
2, introduced improved mutation operation.Traditional mutation operation is randomness, uses the variation probable value to control mutation operation.The present invention has increased new variation step on the basis of traditional random variation method, whether each the probability variable value of judging the chromosome individuality determines to the individual mutation operation of carrying out of candidate's chromosome.Its criterion is, if the probability variable value of present bit greater than 0.5, and this position is 0 it reversed, and is 1 and remains unchanged; Otherwise this position is 1 reverses to it, is 0 and remains unchanged.By introducing improved mutation operation, can obtain better chromosome individuality with bigger probability, and increase the diversity of population in the evolutionary process, avoided local convergence situation phenomenon.
Description of drawings
Fig. 1 is the process flow diagram of implementation method provided by the present invention.
Embodiment
Referring to Fig. 1, the invention provides a kind of evolution hardware implementation method based on the compact genetic algorithm of trend type, this method may further comprise the steps:
At first, the configuration parameter of the programmable logic device (PLD) of reality is mapped as the required chromosome individuality of algorithm engine, the coded system of chromosome individuality is used binary coding.The individual expression of chromosome is separated the binary string that mapping obtains by one in the practical problems solution space.
Make the individual Chromosome={chrom[1 of chromosome] ..., chrom[i] ..., chrom[L] }, each is for the individual winner={winr[1 of the optimum chromosome that develops] ..., winr[i] ..., winr[L] }, wherein L represents the length of chromosome individuality, the span of i is [1, L].
Then, input and output logical relation according to the corresponding evolution circuit of the individual Chromosome of chromosome, calculate the fitness value fitness as the individual Chromosome of prochromosome, fitness value fitness represents the degree of conformity between the circuit logic function of current circuit logic function and practical problems demand.
Structure fitness computing function is as follows:
fitness = Σ j [ outputvalue ( j ) - idealvalue ( j ) ] 2
Wherein, outputvalue represents the actual output of current evolution circuit, and idealvalue represents the output of the circuit structure of practical problems demand, and j represents the number of the circuit output of practical problems demand.According to this constructed fuction, the value of fitness is more little, then works as the corresponding circuit structure of the individual Chromosome of prochromosome just more near actual demand.When fitness equals zero, complete realistic circuit logic functional requirement.
According to the situation of fitness value fitness, stop judging.Stop criterion is: if fitness equals zero, then evolutionary process finishes; Otherwise, continue evolutionary process.
Below the algorithm engine among the present invention partly is described in detail.By the algorithm engine part, can operate the individual Chromosome of current chromosome, obtain each for the individual winner of the optimum chromosome in developing, in order to make the internal resource configuration of programmable logic device (PLD) adapt to the circuit requirements of practical problems gradually.
1, probability variable initialization
Algorithm engine part probability of use variable among the present invention is described the candidate solution space of practical problems, probability variable is carried out initialization, make probability variable P={p[1], p[2] ..., p[i], ..., p[L] } be all chrom[i among the individual Chromosome of value representation chromosome of 0.5, P] be 1 probability, the span of i is [1, L].Generate two individual Chromosome_a of separate initialization chromosome and Chromosome_b at random according to probability variable P then, and it is sent into evolutionary process first.Owing to adopt probability variable P to represent population, can greatly reduce the needed hardware resource of storage population, the hardware that is conducive to algorithm is more realized.
2, the individual Chromosome_a of chromosome and Chromosome_b are carried out contention operation
The individual Chromosome_a of two chromosomes that contention operation at first will develop the present age and Chromosome_b compare, and select fitness value better chromosome individuality among both, as the individual winner of current optimum chromosome.Then by setting the resampling cycle, in evolutionary process, when identical generation with the cycle, use the probable value P_samp resampling irrelevant with current probability variable value, generate the individual Chromosome_s of new chromosome, and itself and the individual winner of current optimum chromosome are compared, choose a side outstanding among both as new optimum chromosome individuality winner.This method uses the relative value conduct of the fitness of chromosome individuality to judge standard, is conducive to the reservation of the good chromosome individuality of fitness more, helps avoid the local optimum that is absorbed in search in evolutionary process simultaneously and stagnates.
3, convergent tendency decision operation and probability variable upgrade
The convergent tendency decision operation is an emphasis among the present invention.In the evolutionary process in each generation, for each winr[i of the individual winner of optimum chromosome], at first to winr[i] reverse the fitness value fitness_w of the individuality after relatively each reverses then and the fitness value fitness_wn of former individuality.If fitness_w>fitness_wn, judge winr[i again] value, if winr[i] value after reversing is 1, then upgrades p[i by increasing step-length et]; If winr[i] value after reversing is 0, then upgrades p[i by reducing step-length et].Wherein upgrade step-length et and equal 1/N, N represents the population number.Dependence can be guided the renewal direction of the probability variable value of candidate's chromosome individuality effectively for the judgement of convergent tendency, makes candidate's chromosome individuality can converge to optimum solution quickly.
4, improved mutation operation
Improved mutation operation is another emphasis among the present invention.Mutation operation refers in the coded strings of chromosome individuality, according to certain variation probability, uses some allelic value to replace genic value on wherein the change point, thereby forms new chromosome individuality.When adopting binary coding, mutation operation is exactly that 0,1 value of chromosome individuality on change point carried out inversion operation.The present invention increases each winr[i of the individual winner of optimum chromosome finish before being fated on the basis of traditional mutation operation] corresponding probability variable value p[i] situation judge whether winr[i] carry out the operation steps of variation.At first to winr[i] value and probability variable value p[i thereof] judge, if p[i] value less than 0.5 and winr[i] value be 1, then this position is made a variation, it is become 0; If p[i] value more than or equal to 0.5 and winr[i] value be 0, then this position is made a variation, it is become 1.
When using traditional random variation operator, select the random variation template for use, set variation probability P _ mode, value in 0.01~0.001 scope usually.
Generate random variation template mutatemode={mtmd[1 according to probability] ..., mtmd[i] ..., mtmd[L] }, the length of template is identical with the length of winner, as if mtmd[i] value be 1, winr[i then] morph, namely inversion operation is carried out in this position.
The existence of mutation operation helps algorithm engine to jump out the regional area of search, has increased the hunting zone in per generation evolutionary process, has also expanded the diversity in candidate solution space simultaneously.
The individual winner of chromosome of the optimum that obtains after finishing of will developing at last is converted into the internal resource configuration file of device, downloads this document to programmable logic device (PLD), thereby realizes the hardware circuit of realistic issue requirement.
Convergent tendency decision operation among the present invention and improved mutation operation, not only can guide the convergence direction of probability variable, improve speed of convergence, and strengthened search capability for the allocation optimum bit string of programmable logic device (PLD), expanded the diversity in candidate solution space, the real world applications in the hardware that is conducive to more to develop.

Claims (5)

1. evolution hardware implementation method based on the compact genetic algorithm of trend type, it is characterized in that: described evolution hardware implementation method based on the compact genetic algorithm of trend type may further comprise the steps:
1) obtains the configuration parameter of actual programmable logic device (PLD);
2) configuration parameter of the programmable logic device (PLD) of the reality that step 1) is acquired shines upon and forms the chromosome individuality; Described chromosome individuality is to separate the binary string that mapping obtains by one in the practical problems solution space; The individual Chromosome={chrom[1 of described chromosome] ..., chrom[i] ..., chrom[L] }, each is for the individual winner={winr[1 of the optimum chromosome that develops] ..., winr[i] ..., winr[L] }, wherein L represents the length of chromosome individuality, the span of i is [1, L]; Its specific implementation is:
2.1) to the probability variable initialization:
2.1.1) make probability variable P={p[1], p[2] ..., p[i] ..., p[L] } be all 0.5, chrom[i among the individual Chromosome of the value representation chromosome of described probability variable P] be 1 probability, wherein the span of i is [1, L];
2.1.2) generate two individual Chromosome_a of separate initialization chromosome and Chromosome_b at random according to probability variable P, and the individual Chromosome_a of chromosome and Chromosome_b are sent into evolutionary process first;
2.2) obtain the individual winner of optimum chromosome:
2.2.1) the individual Chromosome_a of two chromosomes and the Chromosome_b that at first will develop the present age compare, and selects fitness value better chromosome individuality among both, as the individual winner of current optimum chromosome;
2.2.2) by setting the resampling cycle, in evolutionary process, when identical generation with the cycle, use the probable value P_samp resampling irrelevant with current probability variable value, generate the individual Chromosome_s of new chromosome, and itself and the individual winner of current optimum chromosome are compared, choose a side outstanding among both as new optimum chromosome individuality winner;
2.3) hold back that tendency is judged and probability variable upgrades:
2.3.1) with each winr[i of the individual winner of optimum chromosome] reverse;
2.3.2) relatively the fitness value fitness_w of the individuality after each counter-rotating and the fitness value fitness_wn of former individuality;
2.3.3) if fitness_w greater than fitness_wn, then continue to judge winr[i] and value, if winr[i] value after reversing is 1, then upgrades p[i by increasing step-length et]; If winr[i] value after reversing is 0, then upgrades p[i by reducing step-length et]; Wherein upgrade step-length et and equal 1/N, N represents the population number; If fitness_w is less than fitness_wn, then do not carry out corresponding p[i] the renewal operation, i.e. p[i] remain unchanged;
2.4) carry out mutation operation; Described mutation operation refers in the coded strings of chromosome individuality, according to certain variation probability, uses some allelic value to replace genic value on wherein the change point, thereby forms new chromosome individuality;
3) according to the input and output logical relation of the individual corresponding evolution circuit of chromosome, calculate the fitness value fitness when the prochromosome individuality; Described fitness value fitness represents the degree of conformity between the circuit logic function of current circuit logic function and practical problems demand;
4) whether the situation of the fitness value fitness that acquires according to step 3) stops judging to developing, if fitness equals zero, then evolutionary process finishes; If fitness is not equal to zero, then continue execution in step 1)~step 4).
2. the evolution hardware implementation method based on the compact genetic algorithm of trend type according to claim 1 is characterized in that: specific implementation described step 2.4) is to adopt binary coding to realize or adopt the random variation operator to realize.
3. the evolution hardware implementation method based on the compact genetic algorithm of trend type according to claim 2, it is characterized in that: implementation is when adopting binary coding to realize described step 2.4), described step 2.4) specific implementation is: to winr[i] value and probability variable value p[i thereof] judge, if p[i] value less than 0.5 and winr[i] value be 1, then to this position variation, it is become 0; If p[i] value more than or equal to 0.5 and winr[i] value be 0, then this position is made a variation, it is become 1.
4. the evolution hardware implementation method based on the compact genetic algorithm of trend type according to claim 2, it is characterized in that: implementation is when adopting the random variation operator to realize described step 2.4), described step 2.4) specific implementation is: select the random variation template for use, set variation probability P _ mode, usually value in 0.01~0.001 scope, generate random variation template mutatemode={mtmd[1 according to probability], ..., mtmd[i] ..., mtmd[L], the length of template is identical with the length of winner, if mtmd[i] value be 1, winr[i then] morph, namely inversion operation is carried out in this position.
5. according to the described evolution hardware implementation method based on the compact genetic algorithm of trend type of the arbitrary claim of claim 1-4, it is characterized in that: the specific implementation of described step 3) structure fitness is:
fitness = Σ j [ outputvalue ( j ) - idealvalue ( j ) ] 2
Wherein, outputvalue represents the actual output of current evolution circuit, and idealvalue represents the output of the circuit structure of practical problems demand, and j represents the number of the circuit output of practical problems demand.
CN 201110148507 2011-06-03 2011-06-03 Evolvable hardware implementation method based on trend-type compact genetic algorithm Expired - Fee Related CN102254225B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN 201110148507 CN102254225B (en) 2011-06-03 2011-06-03 Evolvable hardware implementation method based on trend-type compact genetic algorithm

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN 201110148507 CN102254225B (en) 2011-06-03 2011-06-03 Evolvable hardware implementation method based on trend-type compact genetic algorithm

Publications (2)

Publication Number Publication Date
CN102254225A CN102254225A (en) 2011-11-23
CN102254225B true CN102254225B (en) 2013-09-25

Family

ID=44981473

Family Applications (1)

Application Number Title Priority Date Filing Date
CN 201110148507 Expired - Fee Related CN102254225B (en) 2011-06-03 2011-06-03 Evolvable hardware implementation method based on trend-type compact genetic algorithm

Country Status (1)

Country Link
CN (1) CN102254225B (en)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102567585B (en) * 2011-12-31 2014-03-19 重庆邮电大学 Intrinsic evolvable hardware system and method based on multi-core virtual reconfigurable structure
CN105701539A (en) * 2016-01-04 2016-06-22 西安电子科技大学 Tend type compact genetic algorithm (GA) based on non-durable elitism strategy
CN108345250B (en) * 2018-03-08 2020-04-21 河南科技大学 Evolvable hardware non-delay control device
CN112182974B (en) * 2020-10-09 2022-04-26 中国人民解放军陆军工程大学 Neuron circuit evolution design method
CN114647541B (en) * 2022-03-18 2024-04-26 西安微电子技术研究所 Circuit self-repairing method based on improved evolution hardware

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1529873A (en) * 2001-03-15 2004-09-15 �����Ӣ��֪ʶ��Ȩ���޹�˾ Hardware design using evolution algorithrnss
CN101609443A (en) * 2009-07-31 2009-12-23 中国人民解放军总参谋部第六十一研究所 Evolvable hardware controller and control method thereof
CN101783924A (en) * 2010-01-27 2010-07-21 武汉大学 Image encrypting and decrypting system and method based on field programmable gate array (FPGA) platform and evolvable hardware
CN101789044A (en) * 2010-01-27 2010-07-28 武汉大学 Method of implementing cooperative work of software and hardware of genetic algorithm

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8041654B2 (en) * 2007-06-01 2011-10-18 Neal Solomon System for hybridized efficient genetic algorithms to solve bi-objective optimization problems with application to network computing

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1529873A (en) * 2001-03-15 2004-09-15 �����Ӣ��֪ʶ��Ȩ���޹�˾ Hardware design using evolution algorithrnss
CN101609443A (en) * 2009-07-31 2009-12-23 中国人民解放军总参谋部第六十一研究所 Evolvable hardware controller and control method thereof
CN101783924A (en) * 2010-01-27 2010-07-21 武汉大学 Image encrypting and decrypting system and method based on field programmable gate array (FPGA) platform and evolvable hardware
CN101789044A (en) * 2010-01-27 2010-07-28 武汉大学 Method of implementing cooperative work of software and hardware of genetic algorithm

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
变长染色体遗传算法在演化硬件中的应用;陈亚娟;《淮阴工学院学报》;20020227;第11卷(第1期);27-28 *
陈亚娟.变长染色体遗传算法在演化硬件中的应用.《淮阴工学院学报》.2002,第11卷(第1期),

Also Published As

Publication number Publication date
CN102254225A (en) 2011-11-23

Similar Documents

Publication Publication Date Title
Wang et al. cPSO-CNN: An efficient PSO-based algorithm for fine-tuning hyper-parameters of convolutional neural networks
Gong et al. A multioperator search strategy based on cheap surrogate models for evolutionary optimization
Zang et al. A cloud model based DNA genetic algorithm for numerical optimization problems
CN102254225B (en) Evolvable hardware implementation method based on trend-type compact genetic algorithm
CN114186749B (en) Flexible workshop scheduling method and model based on reinforcement learning and genetic algorithm
JP2022502752A (en) Neural network training by including for implementation costs
Zhang et al. Efficient and merged biogeography-based optimization algorithm for global optimization problems
JP2022510138A (en) Control NOT gate parallelization in quantum computing simulation
EP3884434A1 (en) System and method for automated design space determination for deep neural networks
Zheng et al. On the PATHGROUPS approach to rapid small phylogeny
CN102708404A (en) Machine learning based method for predicating parameters during MPI (message passing interface) optimal operation in multi-core environments
Padillo et al. A grammar-guided genetic programing algorithm for associative classification in big data
Wu et al. A deadline-aware estimation of distribution algorithm for resource scheduling in fog computing systems
CN103164631B (en) A kind of intelligent coordinate expression gene analyser
CN109582985A (en) A kind of NoC mapping method of improved genetic Annealing
Li et al. Task scheduling algorithm based on fireworks algorithm
Dai et al. A hybrid DNA based genetic algorithm for parameter estimation of dynamic systems
Fu et al. An improved adaptive genetic algorithm for solving 3-SAT problems based on effective restart and greedy strategy
CN114780411A (en) Software configuration item preselection method oriented to performance tuning
Zhang et al. A Survey on Graph Neural Network Acceleration: Algorithms, Systems, and Customized Hardware
Rahman et al. SMBSP: A self-tuning approach using machine learning to improve performance of spark in big data processing
JPWO2018167885A1 (en) Information processing apparatus, information processing method, and information processing program
CN110851257A (en) Genetic and differential hybrid evolution cloud computing task scheduling algorithm based on early-stage catastrophe strategy
CN107315902A (en) The team's progress algorithm improvement scheme distinguished based on dimension
CN116305939A (en) High-precision inversion method and system for carbon water flux of land ecological system and electronic equipment

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20130925

CF01 Termination of patent right due to non-payment of annual fee