CN102253907A - Super input-output module, computer system and control method thereof - Google Patents
Super input-output module, computer system and control method thereof Download PDFInfo
- Publication number
- CN102253907A CN102253907A CN2010101852852A CN201010185285A CN102253907A CN 102253907 A CN102253907 A CN 102253907A CN 2010101852852 A CN2010101852852 A CN 2010101852852A CN 201010185285 A CN201010185285 A CN 201010185285A CN 102253907 A CN102253907 A CN 102253907A
- Authority
- CN
- China
- Prior art keywords
- input
- input signal
- signal
- computer system
- identification code
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Abstract
The embodiment of the invention discloses a super input-output module, a computer system and a control method thereof, which are used for controlling at least input-output port of the computer system. The super input-output module comprises a controller, a signal detector and a selector. The controller supports a function corresponding to the input-output port. The signal detector receives an input signal from the input-output port, detects whether the input signal has an identification code, and generates a selection signal according to the identification code when the signal detector detects the identification code. The selector receives the selection signal and selectively provides the input signal to one of the controller and a function circuit of the computer system according to the selection signal. According to the embodiment of the invention, a user can directly carry out operations such as control, debug and burn on elements inside the computer system.
Description
Technical field
The present invention relates to the super input/output module of computer system, particularly relevant for the method for using super input/output module that element in the computer system is controlled.
Background technology
At present, the data of part computer system execution boot program are that (serial peripheral interface is SPI) in the flash memory for the tandem perimeter interface that is stored in computer system.Therefore, when the Data Update in the flash memory was failed, the Maintenance Engineer must take the host machine casing of computer system earlier apart, and SPI flash memory sealing-off on the motherboard is unloaded.Then, the Maintenance Engineer can utilize cd-rom recorder that the SPI flash memory under the sealing-off is carried out burning, to carry out Data Update.Then, the SPI flash memory that the Maintenance Engineer can finish burning welds back on the motherboard, puts in back the host machine casing of computer system.Therefore, the Maintenance Engineer need carry out above-mentioned trivial step and could upgrade the data of SPI flash memory traditionally.In addition, if sealing-off or the baulk of welding back the SPI flash memory then can cause the computer system can't operate as normal.
Therefore, need a kind of control method can be under the situation of the host machine casing that does not does not load and unload computer system, to the computer system inner member control, actions such as debug or burning.
Summary of the invention
The embodiment of the invention provides a kind of super input/output module, in order to control at least one input/output port of a computer system.Above-mentioned super input/output module comprises: a controller, in order to support function corresponding to above-mentioned input/output port; One signal detector in order to the input signal of reception from above-mentioned input/output port, and detects whether have an identification code in the above-mentioned input signal, when above-mentioned signal detector detects above-mentioned identification code, produces one according to above-mentioned identification code and selects signal; And a selector switch receives above-mentioned selection signal and one of the functional circuit of above-mentioned input signal to above-mentioned controller and above-mentioned computer system person optionally is provided in view of the above.
Moreover the embodiment of the invention provides a kind of computer system, comprising: at least one input/output port, in order to receive an input signal; One super input/output module; And, a functional circuit.Above-mentioned super input/output module comprises: a controller, in order to support function corresponding to above-mentioned input/output port; Whether one signal detector has an identification code in order to detect in the above-mentioned input signal, when above-mentioned signal detector detects above-mentioned identification code, will produce one according to above-mentioned identification code and select signal; And, a selector switch.Above-mentioned selector switch optionally provides above-mentioned input signal to one of above-mentioned controller and above-mentioned functions circuit person according to above-mentioned selection signal.
Moreover the embodiment of the invention provides a kind of control method, is applicable to the computer system with a super I/O chip.Above-mentioned control method comprises: via an input/output port of above-mentioned computer system, receive one first input signal, wherein above-mentioned input/output port is coupled to above-mentioned super I/O chip; Detect the identification code of above-mentioned first input signal; And, according to the identification code of detected above-mentioned first input signal, optionally provide one of above-mentioned first input signal to a controller and functional circuit person.Above-mentioned controller is arranged at the function of also supporting in the above-mentioned super I/O chip corresponding to above-mentioned input/output port.
By the described content of the above embodiment of the present invention, the user can be directly to the computer system inner member control, the action of debug and burning.
Description of drawings
Accompanying drawing described herein is used to provide further understanding of the present invention, constitutes the application's a part, does not constitute limitation of the invention.In the accompanying drawings:
Fig. 1 is for showing according to the described computer system of one embodiment of the invention;
Fig. 2 is for showing that according to the described identification code table of one embodiment of the invention, it describes the pairing identification code of different circuit in the computer system; And
Fig. 3 is applicable to the computer system with super I/O chip for showing according to the described control method of one embodiment of the invention.
Drawing reference numeral:
100～computer system; 110～input/output port;
120～super input/output module; 122～signal detector;
124～selector switch; 126～controller;
130～SPI flash memory; 140～jtag circuit;
150～general asynchronous receiver transmitter;
160～mouse; 170～simulator;
Sel～selection signal; And Sin～input signal.
Embodiment
For above-mentioned and other purposes, feature and advantage of the present invention can be become apparent, cited below particularlyly go out embodiment, and conjunction with figs., be described in detail below:
Embodiment:
In computer system as desktop computer, notebook computer etc., super input and output (Super I/O) module comprises different input/output control unit interior, it can distinguish the PS/2 port, sequence port of controlling computer system, interfaces such as port, game port side by side, so that communicate with the peripheral device of computer system.Aforesaid input/output control unit for example can be PS/2 port controller, sequence port controller, port controller arranged side by side, game port controller, wherein, the PS/2 port controller can be used to control keyboard and the mouse that links with PS/2, and port controller can be used to control the printer that links with port arranged side by side side by side.
Fig. 1 is for showing according to the described computer system 100 of one embodiment of the invention.Computer system 100 comprises input/output port 110, super input/output module (super I/O) 120, tandem perimeter interface (SPI) flash memory 130, (the Joint Test Action Group of joint test working group, JTAG) circuit/bus 140 and general asynchronous receiver transmitter (Universal asynchronous receiver/transmitter, UART) 150.Super input/output module 120 is arranged in the super I/O chip, and wherein super input/output module 120 comprises signal detector 122, selector switch 124 and corresponding to the controller 126 of input/output port 110.For instance, input/output port 110 can be the PS/2 port that connects mouse and keyboard, and controller 126 can be the PS/2 port controller, is used for being received from the signal (for example data DATA and clock pulse CLK) of mouse 160 and keyboard 180 and handling.In this embodiment, though be to illustrate as example with the PS/2 port, so it is not in order to limit the present invention.In another embodiment, input/output port 110 can be other input/output port such as the sequence port of computer system 100, port arranged side by side, game port, and controller 126 can be other input/output port controllers such as sequence port controller, port controller arranged side by side, game port controller according to the classification of input/output port 110.In addition, for the purpose of simplifying the description, other circuit such as the central processing unit of computer system 100, north bridge chips, South Bridge chip, power module (not shown) will not further describe.
In Fig. 1, when receiving input signal Si n via input/output port 110, signal detector 122 can judge whether input signal Si n has specific identification code earlier.For instance, if when being connected in input/output port 110 for simulator 170, then simulator 170 can provide the signal with specific identification code to computer system 100 via input/output port 110, so as to the circuit in the computer system 100 control, actions such as debug or burning.In this embodiment, simulator 170 can be controlled via 110 pairs of SPI flash memories 130 of input/output port, jtag circuit 140 and general asynchronous receiver transmitter 150.If when being connected in input/output port 110, then just do not have specific identification code by input/output port 110 received signals for mouse 160 or keyboard.So signal detector 122 will not provide selects signal Sel to selector switch 124, in this case, selector switch 124 will maintain the function choosing-item of last control, debug or burning, and not carry out the switching of any function.
With reference to figure 2, Fig. 2 is for showing that according to the described identification code table of one embodiment of the invention, it describes the pairing identification code of different circuit in the computer system.
With reference to figure 1 and Fig. 2, when simulator 170 will carry out burning through 110 pairs of SPI flash memories of input/output port 130, can provide input signal Si n simultaneously to super input/output module 120 with identification code ID1.Then, signal detector 122 can judge whether input signal Si n has specific identification code, and the identification code that identifies input signal Si n is ID1.Then, signal detector 122 can be controlled selector switch 124 according to identification code ID1 generation selection signal Sel and switch, so that input signal Si n is provided to SPI flash memory 130, but not input signal Si n is provided to controller 126 circuit such as grade.In one embodiment, selector switch 124 can be a de-multiplexer (demultiplexer).Therefore, signal detector 122 is still unidentified go out next identification code before, selector switch 124 signal of self simulation devices 170 in the future is orderly sent to SPI flash memory 130.So the user just can upgrade the data (for example Basic Input or Output System (BIOS) (BIOS)) that are stored in the SPI flash memory 130 under the situation of the casing of not dismounting computer system 100.Similarly, simulator 170 also can transmit input signal Si n with identification code ID2 to super input/output module 120.Then, it is ID2 that signal detector 122 can identify this identification code, and control selector switch 124 will provide to jtag circuit 140 from the signal of input/output port 110, so that the partial circuits that see through in 140 pairs of computer systems of jtag circuit 100 carry out debug.Moreover simulator 170 also can transmit input signal Si n with identification code ID3 to super input/output module 120.Then, it is ID3 that signal detector 122 can identify this identification code, and control selector switch 124 will provide from the signal of input/output port 110 to asynchronous receiver transmitter 150 to communicate.Aforesaid jtag circuit 140 also can be arranged in super input/output module 120, in order to the microcontroller in the super input/output module (not illustrating) is carried out debug.Same, aforesaid general asynchronous reception transferring and receiving apparatus 150 also can be arranged in super input/output module 120.
In one embodiment, before specific identification code was provided, simulator 170 can transmit the particular detection sign indicating number earlier to super input/output module 120.Error detecting code for example can be the cyclic redundancy error detecting code, and (CyclicRedundancy Check, CRC), to accelerate the judgement speed of 122 pairs of specific identification code of signal detector, wherein the length of particular detection sign indicating number can determine according to practical application.For instance, if the particular detection sign indicating number is the CRC16 sign indicating number of 64k position, then signal detector 122 can just can further be judged input signal Si n, so that identify the identification code of input signal Si n after receiving above-mentioned CRC16 sign indicating number.Therefore, under the situation that does not receive the CRC16 sign indicating number, signal detector 122 can not judged the identification code of input signal Si n.In Fig. 1, super input/output module 120, SPI flash memory 130, jtag circuit 140 and general asynchronous receiver transmitter 150 can be arranged in the different chips.Yet in one embodiment, super input/output module 120 can be arranged in the same chip with other circuit of 170 desire controls of simulator.
It should be noted that, simulator 170 is after the actions of finishing other circuit such as control, debug or burning, can be before the binding of interruption and computer system 100, transmission earlier has the input signal Si n of identification code ID0 to super input/output module 120, so that control selector switch 124 is sent to controller 126 with follow-up input signal, make the energy normal running after the computer system 100 in binding again of mouse 160 or/and keyboard 180.
Fig. 3 is applicable to the computer system with super I/O chip for showing according to the described control method of one embodiment of the invention.At first, at step S302, via computer system input/output port (for example 110 of Fig. 1) receiving inputted signal Sin.Then, at step S304, the signal detector in the super I/O chip (for example 122 of Fig. 1) can detect input signal Si n, whether has the particular detection sign indicating number so that judge input signal Si n.If not, the selector switch in the then super I/O chip (for example 124 of Fig. 1) can directly be sent to input signal Si n previous selected functional circuit to carry out subsequent treatment (step S306).Otherwise if input signal Si n has the particular detection sign indicating number, the signal detector in the then super I/O chip can continue to identify the identification code (step S308) of input signal Si n.Then, in super I/O chip, selector switch be controlled/be switched to signal detector can according to above-mentioned identification code, make selector switch input signal Si n can be sent to corresponding in the functional circuit of above-mentioned identification code to carry out subsequent treatment (step S310).
Though the present invention discloses as above with embodiment; right its is not in order to qualification the present invention, any those skilled in the art, without departing from the spirit and scope of the present invention; when can doing a little change and retouching, so protection scope of the present invention is as the criterion when looking the claim scope person of defining.
Claims (12)
1. a super input/output module is characterized in that, in order to control at least one input/output port of a computer system, described super input/output module comprises:
One controller is in order to support the function corresponding to described input/output port;
One signal detector, in order to receive a input signal from described input/output port, and detect whether have a specific identification code in the described input signal, when described signal detector detects described identification code, produce one according to described identification code and select signal; And
One selector switch receives described selection signal and one of the functional circuit of described input signal to described controller and described computer system person optionally is provided in view of the above.
2. super input/output module as claimed in claim 1, it is characterized in that, described controller is one of a sequence port controller, a port controller arranged side by side, a PS/2 port controller and game port controller person, in order to control and the corresponding input/output port of described controller.
3. super input/output module as claimed in claim 2 is characterized in that, described functional circuit is a tandem perimeter interface flash memory, a joint test working group circuit or a general asynchronous receiver transmitter of described computer system.
4. super input/output module as claimed in claim 1, it is characterized in that, described signal detector judges whether described input signal has a particular detection sign indicating number, and when described input signal has described particular detection sign indicating number, described signal detector judges more whether described input signal has described specific identification code, so that produce described selection signal.
5. a computer system is characterized in that, described computer system comprises:
At least one input/output port is in order to receive an input signal;
One super input/output module comprises:
One controller is in order to support the function corresponding to described input/output port;
Whether one signal detector has an identification code in order to detect in the described input signal, when described signal detector detects described identification code, will produce one according to described identification code and select signal; And
One selector switch; And
One functional circuit,
Wherein said selector switch optionally provides described input signal to one of described controller and described functional circuit person according to described selection signal.
6. computer system as claimed in claim 5 is characterized in that, described functional circuit is a tandem perimeter interface flash memory, a joint test working group circuit or a general asynchronous receiver transmitter.
7. computer system as claimed in claim 5, it is characterized in that, described signal detector judges whether described input signal has a particular detection sign indicating number, and when described input signal has described particular detection sign indicating number, described signal detector more detects the described identification code of described input signal, to produce described selection signal.
8. computer system as claimed in claim 5 is characterized in that, described functional circuit is arranged at outside the described super input/output module.
9. a control method is characterized in that, described control method is applicable to the computer system with a super I/O chip, comprising:
Via an input/output port of described computer system, receive one first input signal, wherein said input/output port is coupled to described super I/O chip;
Detect the identification code of described first input signal; And
According to the identification code of detected described first input signal, one of described first input signal to a controller and functional circuit person optionally is provided,
Wherein said controller is arranged at the function of also supporting in the described super I/O chip corresponding to described input/output port.
10. control method as claimed in claim 9 is characterized in that, described control method detects described first input signal and whether has a particular detection sign indicating number before more being included in and detecting described identification code.
11. control method as claimed in claim 9 is characterized in that, described control method more comprises:
Via the described input/output port of described computer system, receive one second input signal;
Judge whether described second input signal has described particular detection sign indicating number;
When described second input signal does not have described particular detection sign indicating number, provide described second input signal this person to described controller and described functional circuit.
12. control method as claimed in claim 11 is characterized in that, described control method more comprises:
When described second input signal has described particular detection sign indicating number, detect the identification code of described second input signal; And
According to the identification code of detected described second input signal, optionally provide described second input signal to one of described controller and described functional circuit person.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201010185285.2A CN102253907B (en) | 2010-05-20 | 2010-05-20 | Super input-output module, computer system and control method thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201010185285.2A CN102253907B (en) | 2010-05-20 | 2010-05-20 | Super input-output module, computer system and control method thereof |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102253907A true CN102253907A (en) | 2011-11-23 |
| CN102253907B CN102253907B (en) | 2014-06-18 |
Family
ID=44981181
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201010185285.2A Active CN102253907B (en) | 2010-05-20 | 2010-05-20 | Super input-output module, computer system and control method thereof |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102253907B (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103425607A (en) * | 2012-05-23 | 2013-12-04 | 神讯电脑(昆山)有限公司 | USB (universal serial bus) burning device for directly burning SPI ROM (serial peripheral interface read only memory) on mainboard |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4939732A (en) * | 1987-05-29 | 1990-07-03 | Fujitsu Limited | Method and system for checking errors of signal being transferred through transmission line |
| CN1245572A (en) * | 1997-10-30 | 2000-02-23 | 全昌龙 | Computer security device |
| US6792378B2 (en) * | 2002-11-21 | 2004-09-14 | Via Technologies, Inc. | Method for testing I/O ports of a computer motherboard |
-
2010
- 2010-05-20 CN CN201010185285.2A patent/CN102253907B/en active Active
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4939732A (en) * | 1987-05-29 | 1990-07-03 | Fujitsu Limited | Method and system for checking errors of signal being transferred through transmission line |
| CN1245572A (en) * | 1997-10-30 | 2000-02-23 | 全昌龙 | Computer security device |
| US6792378B2 (en) * | 2002-11-21 | 2004-09-14 | Via Technologies, Inc. | Method for testing I/O ports of a computer motherboard |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103425607A (en) * | 2012-05-23 | 2013-12-04 | 神讯电脑(昆山)有限公司 | USB (universal serial bus) burning device for directly burning SPI ROM (serial peripheral interface read only memory) on mainboard |
| CN103425607B (en) * | 2012-05-23 | 2017-02-01 | 神讯电脑(昆山)有限公司 | USB (universal serial bus) burning device for directly burning SPI ROM (serial peripheral interface read only memory) on mainboard |
Also Published As
| Publication number | Publication date |
|---|---|
| CN102253907B (en) | 2014-06-18 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN1503135B (en) | Method for testing output port of mainboard of computer | |
| CN102081562A (en) | Equipment diagnosis method and system | |
| TWI810260B (en) | Automatic usb host detection and port configuration | |
| CN101295255B (en) | Firmware updating system and method | |
| CN105786736A (en) | Method, chip and device for multi-chip cascading | |
| TW201706864A (en) | Port selection at a computing device | |
| CN113342727A (en) | Signal transmission device, method, computer equipment and storage medium | |
| CN100592257C (en) | System for loading starting procedure for mainboard startup through different interface and the method | |
| US20070250740A1 (en) | System and method for conducting BIST operations | |
| CN106897623A (en) | It is a kind of support more than the chip that guides safely and its startup method | |
| US9158609B2 (en) | Universal serial bus testing device | |
| CN102253907B (en) | Super input-output module, computer system and control method thereof | |
| US8700826B2 (en) | Controller, computer system and control method thereof | |
| CN103365735A (en) | Transmission interface and method for determining transmission signal | |
| CN106406154B (en) | debugging system and control method thereof | |
| CN101727329B (en) | Mainboard system, storage device for starting same and connector | |
| CN102204199A (en) | Bit inversion for communication interface | |
| EP3223133A1 (en) | Method for setting redundant array of independent disks | |
| CN210052151U (en) | Double-chip program updating device | |
| CN113110862A (en) | Structure and method for realizing dual-redundancy Flash | |
| CN105446903A (en) | Information processing method and electronic device | |
| CN100530119C (en) | Method and relevant apparatus for providing secondary basic input/output system code through synchronizing monitor and control | |
| US9223585B2 (en) | Data processing device with serial bus that needs initialization before use | |
| CN111338993B (en) | Hard disk control system | |
| JP6579255B1 (en) | Information processing system and relay device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |