CN102207922A - Bus interface and clock frequency control method of bus interface - Google Patents
Bus interface and clock frequency control method of bus interface Download PDFInfo
- Publication number
- CN102207922A CN102207922A CN2010101587630A CN201010158763A CN102207922A CN 102207922 A CN102207922 A CN 102207922A CN 2010101587630 A CN2010101587630 A CN 2010101587630A CN 201010158763 A CN201010158763 A CN 201010158763A CN 102207922 A CN102207922 A CN 102207922A
- Authority
- CN
- China
- Prior art keywords
- frequency
- transmission
- clock
- setting value
- bus interface
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 29
- 230000005540 biological transmission Effects 0.000 claims abstract description 125
- 238000001514 detection method Methods 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 6
- 230000002093 peripheral effect Effects 0.000 description 4
- 238000006243 chemical reaction Methods 0.000 description 3
- 235000015429 Mirabilis expansa Nutrition 0.000 description 2
- 244000294411 Mirabilis expansa Species 0.000 description 2
- 235000013536 miso Nutrition 0.000 description 2
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
Images
Landscapes
- Information Transfer Systems (AREA)
Abstract
The embodiment of the invention discloses a bus interface, which comprises a chip selection end, a first transmission bus end, a second transmission bus end and a clock control device. The chip selection terminal transmits a chip selection signal to start data transmission. When the data transmission is started, the first transmission bus end transmits the data to the second device, and the second transmission bus end transmits the data from the second device to the first device. The clock control device has a frequency processing unit and a transmission clock generating unit. When the frequency set value changes, the frequency processing unit outputs a clock control signal, and the transmission clock generating unit receives the clock control signal and generates a transmission clock signal according to the value of the frequency set value. The bus interface and the clock frequency control method of the bus interface of the embodiment of the invention can adjust the frequency of the transmission clock signal in real time and flexibly according to the requirement of the system on the clock frequency to receive more data or commands so as to effectively shorten the transmission time of data.
Description
Technical field
The present invention relates to a kind of clock control device, relate in particular to a kind of clock control device that produces the required clock signal of universal serial bus.
Background technology
Serial bus interface (Serial Peripheral Interface; SPI) for being widely used in a kind of between element and the element from/body frame structure connecting interface.In the middle of traditional serial bus interface, the serial transmission clock of being exported is single-frequency, and in other words, the data that no matter is transmitted all adopts single transfer rate to transmit for order or data.For day by day novel system applies, the serial transmission clock of single-frequency can't satisfy the demand in the system.
Therefore need a kind of new clock control device, can adjust the frequency of transfer clock immediately and promptly according to the needs of each system.
Summary of the invention
The embodiment of the invention provides the clock frequency control method of a kind of bus interface and bus interface, can adjust the frequency of transmit clock signal immediately and flexibly according to the requirement of system to clock frequency.
According to one embodiment of the invention, bus interface is coupled to one first device, and this bus interface includes a chip selecting side, one first transfer bus end, one second transfer bus end and a clock control device.The chip selecting side is in order to transmit a chip select signal, the transmission of log-on data by this.When data transmission started, the first transfer bus end was sent to one second device with data, and the second transfer bus end transfers to first device with data from second device.Clock control device contains a frequency processing unit and a transfer clock generation unit.When a frequency setting value changed, a clock control signal was exported in the frequency processing unit, and transfer clock generation unit receive clock control signal also produces a transmit clock signal according to frequency setting value.
According to another embodiment of the present invention, bus interface is coupled to one first device, and this bus interface contains a chip selecting side, one first transfer bus end, one second transfer bus end and a clock control device.The chip selecting side is in order to transmit a chip select signal, the transmission of log-on data by this.When data transmission started, the first transfer bus end was sent to second device with data, and the second transfer bus end transfers to first device with data from second device.Clock control device contains a frequency processing unit and a transfer clock generation unit.The frequency processing unit produces the frequency that a transmit clock signal is adjusted in a frequency control position, transfer clock generation unit receive frequency control bit, and produce a transmit clock signal according to the frequency control position.
According to an embodiment more of the present invention, but the frequency of clock frequency control method modulation one transmit clock signal of bus interface, this clock control method for frequency judges whether a bus begins transmission command or data, when bus begins transmission command or data, detect a frequency setting value and whether change.When frequency setting value changes, judge whether a package group finishes transmission.The group finishes transmission when package, then is written into new frequency setting value, according to the frequency of loaded frequency setting value adjustment transmit clock signal, and the adjusted transmit clock signal of output frequency.
According to another embodiment of the present invention, the clock frequency control method of bus interface, can carry out the frequency of central modulation one transmit clock signal in package group transmission, this clock control method for frequency can judge whether a bus begins transmission command or data, when bus begins transmission command or data, judge whether a variable different time preface output signal is established.Establish when variable different time preface output signal, then, in the middle of a plurality of frequency setting values, select one, and make the frequency of transmit clock signal be adjusted into the pairing frequency of selected frequency setting value according to the numerical value of a frequency control position.
Description of drawings
For allowing above-mentioned and other purposes of the present invention, feature, advantage and embodiment can become apparent appended graphic being described as follows:
Fig. 1 is the block schematic diagram that illustrates bus system;
Fig. 2 A is the calcspar that illustrates an embodiment of the present invention bus interface clock control device;
Fig. 2 B is the process flow diagram that illustrates an embodiment of the present invention bus interface clock frequency control method;
Fig. 2 C is the oscillogram that illustrates an embodiment of the present invention bus interface clock control device;
Fig. 3 A is the calcspar that illustrates another embodiment bus interface clock control device of the present invention;
Fig. 3 B is the process flow diagram that illustrates another embodiment bus interface timing control method of the present invention;
Fig. 3 C be illustrate an embodiment of the present invention bus interface clock control device oscillogram.
Drawing reference numeral:
101: serial bus interface 103: serial bus interface
200: clock control device 201: frequency detecting unit
203: transmission cycle controller 203: the transmission cycle controller
204: transfer clock generation unit 205: the transmission cycle buffer
Logical-arithmetic unit 209 in 207: the first: logic comparator
211: frequency setting value buffer 213: computing numerical value buffer
215: clock counter 217: the transmission cycle counter
221～229: step 300: clock control device
301: but 303: the second logical-arithmetic units of variation frequency control module
305: multiplex's selector switch 321～329: step
307: frequency control position buffer
309,311: the frequency setting value buffer
Embodiment
For making the purpose, technical solutions and advantages of the present invention clearer, the embodiment of the invention is described in further details below in conjunction with accompanying drawing.At this, illustrative examples of the present invention and explanation thereof are used to explain the present invention, but not as a limitation of the invention.
Bus interface of following examples and clock frequency control method thereof can be adjusted the frequency of serial transmission clock signal immediately according to needs, can make serial bus interface (Serial Peripheral Interface; SPI) device on can the immediate reaction data variation, maybe can collect more data.
Please refer to Fig. 1, it is the block schematic diagram that illustrates an embodiment of the present invention bus system.In the middle of this bus system, bus interface, for example serial bus interface 101, can be coupled to first device 105, and serial bus interface 103 can be coupled to second device 107.First device 105 can be serial bus master, second device 107 can be universal serial bus from device, serial bus interface 101 can have chip selecting side (Slave Select) SS, the first transfer bus end and go out from going into (Master Output SlaveInput) MOSI, the second transfer bus end to go into from going out (Master Input Slave Output) MISO as main as main, and clock control device 109.
Chip selecting side SS can be used to transmit chip select signal, by this transmission of log-on data.When data transmission starts, the first transfer bus end MOSI is sent to second device, 107, the second transfer bus end MISO with data with for example serial (Serial) pattern and then data is transferred to first device 105 with for example serial (Serial) pattern from second device 107.But the transmission speed that clock control device 109 clockings come control data.
Please refer to Fig. 2 A, it is the calcspar that illustrates an embodiment of the present invention bus interface clock control device.Clock control device 200, be used for producing the transmit clock signal that frequency adjustable becomes, for example can be the clock control device that is arranged at serial bus interface (Serial Peripheral Interface) main device (Master) or comes control data (Data) and order (Command) transmission in the middle of the device (Slave).Clock control device 200 can have frequency processing unit 202 and transfer clock generation unit 204.When a frequency setting value changes, frequency processing unit 202 output clock control signals.Transfer clock generation unit 204 receives this clock control signal, and produces transmit clock signal according to frequency setting value.
Frequency processing unit 202 can contain frequency detecting unit 201 and frequency setting value buffer 211.Frequency setting value buffer 211 receives and the stored frequency setting value, detects for frequency detecting unit 201.Whether frequency detecting unit 201 couples frequency setting value buffer 211, change to detect frequency setting value.When frequency detecting unit 201 detects frequency setting value and changes, the frequency change flag will be established (Assert), frequency setting value in the frequency setting value buffer 211 can be output to computing numerical value buffer 213, aforesaid establishment can be and makes the frequency change flag have the accurate position of a certain logic, and for example 0 or 1.
In the middle of Fig. 2 A, transfer clock generation unit 204 contains clock counter 215, logic comparator 209, transmission cycle counter 217, transmission cycle controller 203, first logical-arithmetic unit 207, computing numerical value buffer 213.
Aforesaid clock counter 215 can be in order to cycle (cycle) number of number system clock signal, the frequency of this clock signal of system is usually above the frequency of transmit clock signal, is that calculate on the basis in order to clock counter 215 with the clock signal of system, adjusts the frequency of transmit clock signal.Logic comparator 209 can be in order to receive and the number of cycles of comparison frequency setting value and the clock signal of system that added up, when frequency setting value equates with the number of cycles of clock signal of system, logic comparator 209 can be established the clock enable signal, impels transmission cycle counter 217 output transmit clock signals.Situation when aforesaid frequency setting value equates with the number of cycles of clock signal of system can describe by following object lesson.If frequency setting value is 0x15F (16 carry), then when clock counter 215 by 0 on number to 0x15F or when counting to 0x15F down by 0xFFF, transmission cycle counter 217 will be exported transmit clock signal, the New count of laying equal stress on.Gap between aforementioned frequency setting value and maximum value or minimal value is big more, represents gate time long more, and in this case, the frequency of transmit clock signal will be low more.
When clock counter 215 adopt by 0 up count mode the time, the content of aforesaid frequency setting value for example can be one " divisor ".For instance, when system clock is 24MHz,, can with the content setting of frequency setting value buffer 211 " 12 " just at this time if wish that the clock of output is 2MHz, then 12 clock signal of system of clock counter 215 countings are after the cycle, and promptly exportable clock is the transmit clock signal of 2MHz.
In the middle of the present embodiment, the frequency of transmit clock signal can just can be carried out modulation after finishing at data packet (Data Packet) or order package (Command packet) transmission, can in the middle of same data packet group or same order package group's transmission, not carry out modulation, in this case, can see through transmission cycle controller 203 and judge whether the package group finishes transmission.When frequency setting value changes and the package group finishes in the transmission, first logical-arithmetic unit 207 can be established the frequency change flags, and the frequency of expression transmit clock signal needs conversion; If the frequency of transmit clock signal is finished variation, then first logical-arithmetic unit 207 can instead be established (De-assert) frequency change flag.Computing numerical value buffer 213 can be written into (Load) frequency setting value from frequency setting value buffer 211, and the output frequency setting value be to logic comparator 209 when the frequency change flag is established.In another embodiment, frequency setting value can directly export logic comparator 209 to by frequency setting value buffer 211.
Please refer to Fig. 2 B, it is the process flow diagram that illustrates an embodiment of the present invention bus interface clock frequency control method.But the frequency of clock frequency control method modulation transmit clock signal, this clock control method for frequency judge at first whether bus begins transmission command or data (step 221).When bus begins transmission command or data, then detect frequency setting value and whether change (step 223), if transmission does not begin as yet, then stay on and come the state of testbus in step 221.If find that in the middle of step 223 frequency setting value changes, then continue to judge whether a package group finishes transmission (step 225); If frequency setting value does not change, then stay on and in step 223, detect frequency setting value.The group finishes transmission when package, then is written into new frequency setting value, and adjusts the frequency (step 227) of transmit clock signal according to loaded frequency setting value, then again output frequency through adjusted transmit clock signal (step 229); If the package group does not finish transmission as yet, then continue to detect the package group.
Please refer to Fig. 2 C, it illustrates the oscillogram of an embodiment of the present invention bus interface clock control device.In the middle of the signal that Fig. 2 C is illustrated, chip select signal, transfer clock and mainly go out from signal such as going into and to export to from device by main device, the master goes into then can be by export main device to from device from going out signal, wherein mainly go out from going into main to go into to be responsible for carrying order and data from going out signal, transmit clock signal then can be used to be responsible for the transmission speed of control command and data.Having illustrated three package groups on the transmit clock signal of Fig. 2 C, is respectively package group 1, package group 2 and package group 3, and frequency is then adjusted between a package group and another package group.
Fig. 2 C when frequency setting value, can be caused the frequency change flag earlier and establish when being adjusted to 0x15F by 0x7F (16 carry), follows the frequency of transmit clock signal and just can and then adjust as can be seen thus.Find that when clock control device the frequency of transmit clock signal finishes adjustment according to new frequency setting value, can instead establish the frequency change flag, when treating next frequency change again with it establishment.
When need carry out command transfer as configuration address (Configuration), can accelerate transmission speed, so can increase the frequency of the transmit clock signal that is adopted; Be only the transmission of data information after command transfer is finished, these data are produced by slower device such as the analog-digital converter of reaction, and transmission speed is slow, so can reduce the frequency of transmit clock signal.
Please refer to Fig. 3 A, it illustrates the calcspar of another embodiment bus interface clock control device of the present invention.The clock control device 300 of this embodiment can carry out central and the package group does not finish in the transmission as yet in same package group transmission, adjusts the frequency of transmit clock signal.Clock control device 300 timing units contain frequency processing unit 302 and transfer clock generation unit 304.Frequency processing unit 302 produces the frequency that transmit clock signal is adjusted in the frequency control positions, transfer clock generation unit 304 receive frequency control bits, and produce transmit clock signal according to the numerical value of frequency control position.
But frequency processing unit 302 can contain frequency control position buffer 307 variation frequency control modules 301, frequency setting value buffer 309 and frequency setting value buffer 311.Frequency control position buffer 307 is in order to the stored frequency control bit, and the user can see through a peripheral control unit (not illustrating) this frequency control position is stored in the frequency control position buffer 307.But the frequency control position can further be written in the variation frequency control module 301, but can have a shift count index (not illustrating) in the variation frequency control module 301, this shift count index can export the frequency control position of its reception to second logical-arithmetic unit 303 in the transfer clock generation unit 304 in regular turn.For instance, shown in Fig. 3 C, but variation frequency control module 301 can export second logical-arithmetic unit 303 to according in regular turn that it is the stored numerical value 00000000011 of shift count index.
In the middle of Fig. 3 A, frequency setting value buffer 309 and frequency setting value buffer 311 receives and stores the frequency setting value of several different numerical value, for example 0x80 and 0x15F, and see through multiplex's selector switch 305 of transfer clock generation unit 304, selected frequency setting value is offered computing numerical value buffer 213, change the frequency of transmit clock signal by this.
Transfer clock generation unit 304 contains multiplex's selector switch 305, second logical-arithmetic unit 303, computing numerical value buffer 213, clock counter 215, logic comparator 209 and transmission cycle counter 217, and wherein the running of computing numerical value buffer 213, clock counter 215, logic comparator 209 and transmission cycle counter 217 then has been stated from the middle of the embodiment of Fig. 2 A.
When the user establishes variable different time preface output signal (numerical value is 1), second logical-arithmetic unit 303 can offer multiplex's selector switch 305 with the frequency control position, again by the numerical value of multiplex's selector switch 305 according to the frequency control position, select one in the middle of several frequency setting values and be used as the frequency of transmit clock signal, and can see through computing numerical value buffer 213 and store the frequency setting value that multiplex's selector switchs 305 are chosen.
The number of cycles that clock counter 215 number system clock signals are produced, the number of cycles and the frequency setting value of 209 comparison system clock signals of logic comparator, when the number of cycles of clock signal of system equates with frequency setting value, clock counter 215 can be established the clock enable signal, causes transmission cycle counter 217 output transmit clock signals.
Clock control device also has transmission cycle controller 203 and transmission cycle buffer 205 in addition.Transmission cycle buffer 205 stores the transfer clock pulse number that institute's desire produces, whether clock period number that 203 comparisons of transmission cycle controller institute desire produces and the clock period number that has produced both equate, judge whether the package group has finished transmission, when this two number equates to represent the package group to finish transmission, can consider whether need adjust at this moment the frequency of transmit clock signal once more.
Please refer to Fig. 3 B, it is the process flow diagram that illustrates another embodiment bus interface clock frequency control method of the present invention, this clock control method for frequency is the frequency of coming the modulation transmit clock signal in the middle of package group transmission is carried out, the method judges at first whether bus begins transmission command or data (step 321), when bus begins transmission command or data, continue to judge whether variable different time preface output signal is established (step 323), if the idle step 321 that then rests on of bus, the state of continuation testbus.If find that in step 323 variable different time preface output signal is established, then according to the numerical value of frequency control position, in the middle of several frequency setting values, select one (step 325), and make the frequency of transmit clock signal be adjusted into the pairing frequency of selected frequency setting value (step 327).On the other hand, if find that in step 323 variable different time preface output signal is not established, representative just will consider the frequency of whether adjusting transmit clock signal after package group end of transmission (EOT), can not adjust frequency in the middle of the transmission.
Please refer to Fig. 3 C, it illustrates the oscillogram of an embodiment of the present invention bus interface timing control method.In the middle of the waveform of Fig. 3 C, chip select signal, transfer clock and main go out from signal such as going into export to from device by main device, the master goes into from going out signal then by export main device to from device, and wherein the master goes out from going into main to go into to be responsible for carrying order and data from going out signal.
When variable different time preface output signal is established, representative need be carried out the frequency of central modulation transmit clock signal in same package group transmission, this moment, the new frequency of the stored pairing frequency of frequency setting value 1 (0x80) of first frequency setting value buffer as transmit clock signal selected in representative if but the numerical value of variation frequency control bit is 0; , represent the new frequency of the stored pairing frequency of frequency setting value 2 (0x15F) of second frequency setting value buffer of selection as transmit clock signal if but the numerical value of variation frequency control bit is 1.
In the middle of the same package group's of this embodiment transmission, 5 positions, front belong to the command component that buffer is set, transmission speed can be promoted to for example 2MHZ (transmission time is 0.5 μ s), then is section data, and transmission speed is reduced to for example 400K (transmission time is 2.5 μ s).For instance, can't adjust and only have under the state of single transmission frequency (for example 400KHz) in the frequency of original transmit clock signal, 16 transmission needs 16 * 2.5us=40us.Adjust the frequency of transmit clock signal through an embodiment thus, 16 transmission only need 5 * 0.5us+11 * 2.5us=30us, has saved for 25% time.
The clock control device of above embodiment or method, can be according to the requirement of system to clock frequency, between two package groups of order or data, also or in the middle of the same package group of order or data transmission carries out, immediately and flexibly adjust the frequency of transmit clock signal, receive the data or the order of greater number, to shorten the delivery time of data effectively.
Though the present invention discloses as above with embodiment; right its is not in order to limit the present invention; any technician in the technical field of the invention; without departing from the spirit and scope of the present invention; when can being used for a variety of modifications and variations, so protection scope of the present invention is as the criterion when looking the claim scope person of defining.
Claims (14)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201010158763.0A CN102207922B (en) | 2010-03-30 | 2010-03-30 | Bus interface and clock frequency control method of bus interface |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201010158763.0A CN102207922B (en) | 2010-03-30 | 2010-03-30 | Bus interface and clock frequency control method of bus interface |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102207922A true CN102207922A (en) | 2011-10-05 |
| CN102207922B CN102207922B (en) | 2014-07-30 |
Family
ID=44696763
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201010158763.0A Active CN102207922B (en) | 2010-03-30 | 2010-03-30 | Bus interface and clock frequency control method of bus interface |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102207922B (en) |
Cited By (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103106157A (en) * | 2011-11-15 | 2013-05-15 | 新唐科技股份有限公司 | memory control element |
| CN104579554A (en) * | 2013-10-29 | 2015-04-29 | 联发科技股份有限公司 | Data transmission device and data transmission method |
| CN104731733A (en) * | 2013-12-20 | 2015-06-24 | 国际商业机器公司 | System And Method For Frequency Determination Across Interface Of Data Processing System |
| CN105718402A (en) * | 2016-01-13 | 2016-06-29 | 福州瑞芯微电子股份有限公司 | Programmable time sequence generator |
| CN107273327A (en) * | 2017-05-11 | 2017-10-20 | 建荣半导体（深圳）有限公司 | Variable bit rate serial communication method, device, communication chip, storage device and system |
| CN109542826A (en) * | 2018-12-03 | 2019-03-29 | 郑州云海信息技术有限公司 | A kind of SPI communicating control method, device, equipment and system |
| CN109710556A (en) * | 2018-12-10 | 2019-05-03 | 北京集创北方科技股份有限公司 | Slave device and method for serial communication |
| CN109800186A (en) * | 2017-11-17 | 2019-05-24 | 英业达科技有限公司 | Control system and its control method |
| US10447461B2 (en) | 2015-12-01 | 2019-10-15 | Infineon Technologies Austria Ag | Accessing data via different clocks |
| CN110515768A (en) * | 2019-08-09 | 2019-11-29 | 苏州浪潮智能科技有限公司 | Backup data background transmission method and device |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20010005871A1 (en) * | 1999-12-27 | 2001-06-28 | Hitachi, Ltd. | Information processing equipment and information processing system |
| US20040153582A1 (en) * | 2002-12-13 | 2004-08-05 | Renesas Technology Corp. | Data processor and memory card |
| CN1940808A (en) * | 2005-09-30 | 2007-04-04 | 恩益禧电子股份有限公司 | Compensated-clock generating circuit and usb device having same |
| CN1955949A (en) * | 2005-10-24 | 2007-05-02 | 瑞昱半导体股份有限公司 | Universal Serial Bus device |
| US20080297202A1 (en) * | 2007-06-01 | 2008-12-04 | Toshio Takita | Semiconductor integrated circuit and information processing system |
-
2010
- 2010-03-30 CN CN201010158763.0A patent/CN102207922B/en active Active
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20010005871A1 (en) * | 1999-12-27 | 2001-06-28 | Hitachi, Ltd. | Information processing equipment and information processing system |
| US20040153582A1 (en) * | 2002-12-13 | 2004-08-05 | Renesas Technology Corp. | Data processor and memory card |
| CN1940808A (en) * | 2005-09-30 | 2007-04-04 | 恩益禧电子股份有限公司 | Compensated-clock generating circuit and usb device having same |
| CN1955949A (en) * | 2005-10-24 | 2007-05-02 | 瑞昱半导体股份有限公司 | Universal Serial Bus device |
| US20080297202A1 (en) * | 2007-06-01 | 2008-12-04 | Toshio Takita | Semiconductor integrated circuit and information processing system |
Cited By (19)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103106157B (en) * | 2011-11-15 | 2016-07-06 | 新唐科技股份有限公司 | memory control element |
| CN103106157A (en) * | 2011-11-15 | 2013-05-15 | 新唐科技股份有限公司 | memory control element |
| CN104579554A (en) * | 2013-10-29 | 2015-04-29 | 联发科技股份有限公司 | Data transmission device and data transmission method |
| CN104579554B (en) * | 2013-10-29 | 2018-05-18 | 联发科技股份有限公司 | Data transmission device and data transmission method |
| CN104731733A (en) * | 2013-12-20 | 2015-06-24 | 国际商业机器公司 | System And Method For Frequency Determination Across Interface Of Data Processing System |
| CN104731733B (en) * | 2013-12-20 | 2017-09-12 | 国际商业机器公司 | The system and method that frequency for the interface across data handling system is determined |
| US10447461B2 (en) | 2015-12-01 | 2019-10-15 | Infineon Technologies Austria Ag | Accessing data via different clocks |
| CN105718402A (en) * | 2016-01-13 | 2016-06-29 | 福州瑞芯微电子股份有限公司 | Programmable time sequence generator |
| CN105718402B (en) * | 2016-01-13 | 2021-04-20 | 福州瑞芯微电子股份有限公司 | Programmable timing generator |
| CN107273327A (en) * | 2017-05-11 | 2017-10-20 | 建荣半导体（深圳）有限公司 | Variable bit rate serial communication method, device, communication chip, storage device and system |
| CN107273327B (en) * | 2017-05-11 | 2021-06-01 | 建荣集成电路科技(珠海)有限公司 | Variable-rate serial communication method, device, communication chip, storage device and system |
| CN109800186A (en) * | 2017-11-17 | 2019-05-24 | 英业达科技有限公司 | Control system and its control method |
| CN109800186B (en) * | 2017-11-17 | 2022-06-24 | 英业达科技有限公司 | Control system and control method thereof |
| CN109542826A (en) * | 2018-12-03 | 2019-03-29 | 郑州云海信息技术有限公司 | A kind of SPI communicating control method, device, equipment and system |
| CN109542826B (en) * | 2018-12-03 | 2021-10-29 | 郑州云海信息技术有限公司 | SPI communication control method, device, equipment and system |
| CN109710556B (en) * | 2018-12-10 | 2020-08-11 | 北京集创北方科技股份有限公司 | Slave device and method for serial communication |
| CN109710556A (en) * | 2018-12-10 | 2019-05-03 | 北京集创北方科技股份有限公司 | Slave device and method for serial communication |
| CN110515768A (en) * | 2019-08-09 | 2019-11-29 | 苏州浪潮智能科技有限公司 | Backup data background transmission method and device |
| CN110515768B (en) * | 2019-08-09 | 2021-10-15 | 苏州浪潮智能科技有限公司 | Background transmission method and device for backup data |
Also Published As
| Publication number | Publication date |
|---|---|
| CN102207922B (en) | 2014-07-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102207922A (en) | Bus interface and clock frequency control method of bus interface | |
| TWI443521B (en) | Bus interface, clock control device, and clock frequency control method of bus interface | |
| CN101329663B (en) | Apparatus and method for implementing pin time-sharing multiplexing | |
| US9274997B2 (en) | Point-to-point serial peripheral interface for data communication between devices configured in a daisy-chain | |
| US5963609A (en) | Apparatus and method for serial data communication between plurality of chips in a chip set | |
| US20120072629A1 (en) | Communication system, master device and slave device, and communication method | |
| US8103896B2 (en) | Method and system for I2C clock generation | |
| US20150067209A1 (en) | Method and circuit for detecting usb 3.0 lfps signal | |
| US20140052881A1 (en) | Systems and methods for concatenating multiple devices | |
| US20130154997A1 (en) | Sensing device, touch sensing system, and display device | |
| CN101930314A (en) | Touch control system for controlling touch panel | |
| CN101937409A (en) | Time-sharing multiplexing DMA (direct memory access) controller | |
| US9880949B1 (en) | Cross clock compensation between layers in peripheral component interconnect express | |
| JP4531760B2 (en) | Channel bonding of multiple multi-gigabit transceivers | |
| US10725959B2 (en) | Serial peripheral interface round robin mode system and apparatus | |
| TW201731272A (en) | SPI interface with automatic slave select generation | |
| JP2002351813A5 (en) | ||
| CN107797046B (en) | Integrated circuit and method for testing input/output interface of integrated circuit | |
| CN203054827U (en) | Data transmission system based on serial peripheral equipment interface bus | |
| CN102521180B (en) | Multi-channel real-time direct reading memory structure | |
| CN102541788A (en) | APB (advanced peripheral bus) bridge and method for executing reading or writing by using APB bridge | |
| CN203054828U (en) | Data processing device | |
| US20120084474A1 (en) | Interface for communication between sensing devices and i2c bus | |
| CN202332303U (en) | Structure of multichannel real-time direct-reading memory | |
| CN106326172A (en) | APB bus slave interface expansion circuit and use method thereof |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |