CN102162960A - Liquid crystal display panel - Google Patents
Liquid crystal display panel Download PDFInfo
- Publication number
- CN102162960A CN102162960A CN 201110009655 CN201110009655A CN102162960A CN 102162960 A CN102162960 A CN 102162960A CN 201110009655 CN201110009655 CN 201110009655 CN 201110009655 A CN201110009655 A CN 201110009655A CN 102162960 A CN102162960 A CN 102162960A
- Authority
- CN
- China
- Prior art keywords
- groove
- pixel electrode
- display panels
- substrate
- spacing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004973 liquid crystal related substance Substances 0.000 title abstract description 5
- 239000000758 substrate Substances 0.000 claims abstract description 37
- 239000000463 material Substances 0.000 claims description 26
- 238000000926 separation method Methods 0.000 claims description 26
- 238000005530 etching Methods 0.000 description 7
- 239000010409 thin film Substances 0.000 description 5
- 239000004020 conductor Substances 0.000 description 4
- 230000005856 abnormality Effects 0.000 description 3
- 239000000428 dust Substances 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 125000006850 spacer group Chemical group 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 230000007812 deficiency Effects 0.000 description 1
- 238000003384 imaging method Methods 0.000 description 1
- MRNHPUHPBOKKQT-UHFFFAOYSA-N indium;tin;hydrate Chemical compound O.[In].[Sn] MRNHPUHPBOKKQT-UHFFFAOYSA-N 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 230000035800 maturation Effects 0.000 description 1
- 239000012780 transparent material Substances 0.000 description 1
- 238000012800 visualization Methods 0.000 description 1
Images
Abstract
The invention discloses a liquid crystal display panel, which comprises a first substrate, a plurality of grid lines, a plurality of data lines, a flat layer with at least one groove and a plurality of pixel electrodes. The two pixel electrodes adjacent to the groove and arranged along the first direction respectively comprise a first part close to the groove and a second part far away from the groove. The two first portions have a first spacing therebetween, the two second portions have a second spacing therebetween, and the first spacing is greater than the second spacing. The two pixel electrodes adjacent to the groove and arranged along the second direction respectively comprise a first part close to the groove and a second part far away from the groove. The two first portions have a third spacing therebetween, the two second portions have a fourth spacing therebetween, and the third spacing is greater than the fourth spacing.
Description
Technical field
The present invention relates to a kind of display panels, refer to that especially a kind of flatness layer is provided with the display panels that is provided with four pixel electrodes around groove and the groove, wherein in the horizontal direction or have the spacing that does not wait between the vertical direction adjacent pixel electrodes.
Background technology
In recent years, along with the maturation of display panels production technology, the product of using all types of display panels is also along with increasing day by day.Therefore, every characteristic of display panels is also by popular extensive discussions.In the characteristic of all types of display panels and every display panels, the resistance to pressure of penetrate through type liquid crystal display board often is suggested discussion.Going through repeatedly design reform, the withstand voltage properties of penetrate through type liquid crystal display board significantly promotes, wherein a kind of design is and mixes separation material (hybrid PS) design, the focusing on of this design can contact the separation material that is arranged at the colored filter substrate surface of part with thin film transistor base plate and makes display panels to keep a liquid crystal gap of fixing in normality after assembling, the separation material of this part is called main gap thing (main spacer); And the separation material of another part does not contact with thin film transistor base plate when normality, contact with thin film transistor base plate and bear external applied pressure time side at display panels, increase the withstand voltage effect of display panels whereby, the separation material of this part is called time separation material (sub spacer).In general, the main gap thing has identical height with time separation material, and has the groove of a plurality of correspondences time separation material on the flatness layer surface on the thin film transistor base plate, and time separation material can not contacted with thin film transistor base plate when normality.Yet, be arranged at pixel electrode pattern Chang Rongyi on the flatness layer because the height of the groove of below rises and falls, make when carrying out exposure technology, to produce photoresistance, and then cause poor visualization because of the exposure deficiency, cause the uneven problem of etching of pixel electrode.In addition, in the high-res product design, spacing between the pixel electrode need be dwindled as far as possible, therefore groove just easier discovery cause transparent conductive material residual of pixel electrode because of exposure imaging is bad, and then make display panels produce situations such as bright spot or display abnormality to take place.
Summary of the invention
One of purpose of the present invention is to provide a kind of display panels, with the residue problem of the transparent conductive material that solves the pixel electrode that known technology faces.
A preferred embodiment of the present invention provides a kind of display panels, comprises one first substrate, many gate lines, many data lines, a flatness layer and a plurality of pixel electrodes.Wherein gate line is arranged on first substrate along a first direction, and data line is arranged on this first substrate along a second direction.Flatness layer is arranged on first substrate and covering gate polar curve and data line.Wherein, flatness layer has at least one groove, and this groove is corresponding to a point of crossing of a gate line and a data line.Pixel electrode is arranged on the flatness layer.Adjacent with groove on the flatness layer and comprise a first and the second portion away from the groove on the flatness layer near the groove on the flatness layer respectively along two pixel electrodes that first direction is arranged.Have one first spacing between two firsts of this two pixel electrode, have one second spacing between two second portions of this two pixel electrode, and first spacing is greater than second spacing.Adjacent with groove on the flatness layer and comprise a first and the second portion away from the groove on the flatness layer near the groove on the flatness layer respectively along two pixel electrodes that second direction is arranged.Have one the 3rd spacing between two firsts of this two pixel electrode, have one the 4th spacing between two second portions of two pixel electrodes, and the 3rd spacing is greater than the 4th spacing.
Another preferred embodiment of the present invention provides a kind of display panels, comprises one first substrate, many gate lines, many data lines, a flatness layer and at least four pixel electrodes.Gate line is arranged on first substrate along a first direction, and data line is arranged on first substrate along a second direction, and flatness layer is arranged on first substrate and covering gate polar curve and data line.Flatness layer has at least one groove, and groove is corresponding to a point of crossing of a gate line and a data line.Pixel electrode be arranged on the flatness layer and correspond respectively to groove around, and each pixel electrode has a breach respectively in the face of groove.
Display panels utilization of the present invention is in the design that has unequal-interval between the two-part pixel electrode that has that is provided with on the flatness layer around groove and the groove, make between each pixel electrode and can keep minimum spacing, avoid transparent conductive material incomplete and residual simultaneously, and then make display panels produce the bright spot or the problem of display abnormality because of etching because of constituting pixel electrode in the groove.
In order to make those skilled in the art can further understand feature of the present invention and technology contents, see also following about detailed description of the present invention and accompanying drawing.Yet appended accompanying drawing only for reference with aid illustration usefulness, be not to be used for to the present invention's limitr in addition.
Description of drawings
Figure 1A and Figure 1B have illustrated the schematic top plan view of the display panels of first preferred embodiment of the present invention;
Fig. 1 C has illustrated the diagrammatic cross-section of the display panels of this preferred embodiment;
Fig. 2 A and Fig. 2 B have illustrated the schematic top plan view of the display panels of second preferred embodiment of the present invention;
Fig. 2 C has illustrated the diagrammatic cross-section of the display panels of this preferred embodiment;
Fig. 3 A and Fig. 3 B have illustrated the schematic top plan view of the display panels of the 3rd preferred embodiment of the present invention;
Fig. 3 C has illustrated the diagrammatic cross-section of the display panels of this preferred embodiment.
Wherein, Reference numeral
10,30,40 display panels, 11,14 substrates
12 flatness layers, 13 pixel electrodes
131 firsts, 132 second portions
141 surface C grooves
D1 first space D 2 second spacings
D3 the 3rd space D 4 the 4th spacing
DL data line GL gate line
G breach F gap
PS2 separation material of PS1 main gap thing
S1 first direction S2 second direction
Embodiment
For make those of ordinary skills can be nearer a step understand the present invention, hereinafter the spy enumerates preferred embodiment of the present invention, and cooperates appended accompanying drawing, describes constitution content of the present invention and the effect desiring to reach in detail.
Please refer to Figure 1A, Figure 1B and Fig. 1 C.Figure 1A and Figure 1B have illustrated the schematic top plan view of the display panels of first preferred embodiment of the present invention, Fig. 1 C has illustrated the diagrammatic cross-section along profile line shown in Figure 1A of the display panels of this preferred embodiment, wherein for highlighting expression feature of the present invention, Figure 1A and Figure 1B have omitted elements such as second substrate, flatness layer, gate line and data line, and Figure 1B has further omitted main gap thing and inferior separation material.Shown in Figure 1A to Fig. 1 C, the display panels 10 of preferred embodiment of the present invention comprises first substrate 11, many gate lines G L, many data line DL, flatness layer 12 and a plurality of pixel electrodes 13.Gate lines G L is along first direction S1, and for example the horizontal direction among Figure 1A is arranged on first substrate 11 in parallel with each other, and data line DL is along second direction S2, and for example the vertical direction among Figure 1A is arranged on first substrate 11 in parallel with each other.In addition, flatness layer 12 is arranged on first substrate 11 and covering gate polar curve GL and data line DL.In the present embodiment, have at least one groove C on the flatness layer 12, and groove C is substantially corresponding to the point of crossing of gate lines G L and data line DL, and this groove C does not run through flatness layer 12.In addition, pixel electrode 13 is arranged on the flatness layer 12, and groove C around be provided with four pixel electrodes 13.What deserves to be explained is that in the present embodiment, the configuration density of groove C on flatness layer 12 is substantially 1.5% to 2.2%, but not as limit.In addition, in the present embodiment, groove C is substantially circular groove, have be substantially 0.44 dust (
Angstrom) to the degree of depth of 0.84 dust, but not as limit, groove can be other shape according to design also, for example square groove, polygon groove or irregularly shaped groove.
In the present embodiment, with flatness layer 12 on groove C adjacent and comprise respectively near the first 131 of the groove C on the flatness layer 12 and away from the second portion 132 of the groove C on the flatness layer 12 along two pixel electrodes 13 that first direction S1 arranges.131 of two firsts of this two pixel electrode 13 have first space D 1, and 132 of two second portions of this two pixel electrode 13 have second space D 2, and first space D 1 is greater than second space D 2.On the other hand, with flatness layer 12 on groove C adjacent and comprise a first 131 and a second portion 132 away from the groove on the flatness layer respectively near the groove C on the flatness layer 12 along two pixel electrodes 13 that second direction S2 arranges.132 of two second portions that 131 of two firsts of this two pixel electrode 13 have the 3rd space D 3, two pixel electrodes 13 have one the 4th space D 4, and the 3rd space D 3 is greater than the 4th space D 4.In the present embodiment, first space D 1 is substantially more than or equal to 6 microns and smaller or equal to 7.5 microns, second space D 2 is substantially more than or equal to 4 microns and smaller or equal to 5.5 microns, the 3rd space D 3 is substantially more than or equal to 6 microns and smaller or equal to 7.5 microns, and the 4th space D 4 is substantially more than or equal to 4 microns and smaller or equal to 5.5 microns, but not as limit.
From the above, in the present embodiment, the overlapping area between groove C and the pixel electrode 13 around it has reduced, and therefore can reduce the bad problem of etching because of the high low head generation of flatness layer 12.In addition, between the second portion 132 away from groove C of each pixel electrode 13, still can have less spacing, and can obtain the performance of high-res.In other words, in the present embodiment, rectangle (shown in dotted line among Figure 1B) compared to general pixel electrode 13, be arranged at the first 131 of the close groove of groove C four pixel electrodes 13 all around, has a breach G who in each pixel electrode 13 inside, contracts respectively, in order to reducing the overlapping area of pixel electrode 13 and groove C, and then reduce and produce the uneven for example residual problem of tin indium oxide of electrically conducting transparent material that causes of etching when causing the pattern of follow-up definition pixel electrode 13 because of groove C and the high low head of flatness layer 12 all around.
In addition, in the present embodiment, Fig. 1 C for example, two firsts 131 of two pixel electrodes 13 adjacent with groove C and that arrange along first direction S1 overlap with groove C, and two firsts 131 of two pixel electrodes 13 adjacent with groove C and that arrange along second direction S2 are also overlapping with groove part, but not as limit.
In addition, shown in Fig. 1 C, display panels 10 of the present invention comprises one second substrate 14, at least one main gap thing PS1 and at least separation material PS2 in addition.Second substrate 14 and first substrate 11 are oppositely arranged.In addition, main gap thing PS1 and time separation material PS2 are arranged at second substrate 14 respectively in the face of on the surface 141 of first substrate 11, and main gap thing PS1 has identical height H 2 with time separation material PS2.Main gap thing PS1 is substantially corresponding to the point of crossing of gate lines G L and data line DL, and there is no groove design at the flatness layer 12 of this position, so main gap thing PS1 contacts with a flat surfaces of flatness layer 12.In addition, inferior separation material PS2 is substantially corresponding to the groove C on the flatness layer 12, and the degree of depth of groove C separates inferior separation material PS2 and flatness layer 12, makes formation distance H 1 between time separation material PS2 and the flatness layer 12 and does not contact with each other, and wherein distance H 1 approximates the degree of depth of groove C.What deserves to be explained is, in the present embodiment, with compound clearance thing type (Hybrid PS) display panels is the example explanation, that is to say, groove is set on flatness layer in design, make display panels after group is upright, have main gap thing that contacts with flatness layer and the inferior separation material that does not contact, in order to promote the withstand voltage degree of display panels with flatness layer.
Display panels of the present invention does not exceed with the foregoing description, and can have other different enforcement kenels.For the purpose of simplifying the description and be easy to comparison, in other preferred embodiments of the present invention hereinafter, continue to use identical symbolic representation, and only the different place of two embodiment is described in detail for similar elements.Please refer to Fig. 2 A to Fig. 2 C, Fig. 2 A and Fig. 2 B have illustrated the schematic top plan view of the display panels of second preferred embodiment of the present invention, Fig. 2 C has illustrated the diagrammatic cross-section along profile line shown in Fig. 2 A of the display panels of this preferred embodiment, and wherein Fig. 2 B has omitted main gap thing and inferior separation material.Shown in Fig. 2 A to Fig. 2 C, in the display panels 30 of this preferred embodiment, two firsts 131 of two pixel electrodes 13 adjacent with groove C and that arrange along first direction S1 can trim substantially with the edge of groove C, and two firsts 131 of two pixel electrodes 13 adjacent with groove C and that arrange along second direction S2 also can trim substantially with the edge of groove C.In other words, the edge of the breach G of each pixel electrode 13 and groove C trims substantially.Because pixel electrode 13 is not overlapping with groove C, therefore can avoid pixel electrode 13 to produce the etching inequality.
Please be in addition with reference to figure 3A to Fig. 3 C, Fig. 3 A and Fig. 3 B have illustrated the schematic top plan view of the display panels of the 3rd preferred embodiment of the present invention, Fig. 3 C has illustrated the diagrammatic cross-section along profile line shown in Fig. 3 A of the display panels of this preferred embodiment, and wherein Fig. 3 B has omitted main gap thing and inferior separation material.Shown in Fig. 3 A to Fig. 3 C, in the display panels 40 of this preferred embodiment, and two firsts 131 two pixel electrodes 13 that along first direction S1 arrange adjacent with groove C have a gap F with groove C respectively, and two firsts 131 of two pixel electrodes 13 adjacent with groove C and that arrange along second direction S2 have a gap F with groove C respectively.Because pixel electrode 13 is not overlapping with groove C, therefore can avoid pixel electrode 13 to produce the etching inequality.
In sum, display panels utilization of the present invention is being provided with groove and is having a design that has unequal-interval between the two-part pixel electrode around the groove on the flatness layer, make between each pixel electrode and keep minimum spacing, and avoid transparent conductive material incomplete and residual simultaneously, and then make display panels produce the bright spot or the problem of display abnormality because of etching because of constituting pixel electrode in the groove.
Certainly; the present invention also can have other various embodiments; under the situation that does not deviate from spirit of the present invention and essence thereof; those of ordinary skill in the art work as can make various corresponding changes and distortion according to the present invention, but these corresponding changes and distortion all should belong to the protection domain of the appended claim of the present invention.
Claims (15)
1. a display panels is characterized in that, comprises:
One first substrate;
Many gate lines are arranged on this first substrate along a first direction;
Many data lines are arranged on this first substrate along a second direction;
One flatness layer is arranged on this first substrate and covers these gate lines and these data lines, and wherein this flatness layer has at least one groove, and this groove is corresponding to a point of crossing of this gate line and this data line; And
A plurality of pixel electrodes, be arranged on this flatness layer, wherein adjacent and comprise a first and the second portion away from this groove near this groove respectively along this two pixel electrode that this first direction is arranged with this groove, this two first of this two pixel electrode has one first spacing, this two second portion of this two pixel electrode has one second spacing, and this first spacing is greater than this second spacing, and it is adjacent with this groove and comprise a first and the second portion away from this groove near this groove respectively along this two pixel electrode that this second direction is arranged, this two first of this two pixel electrode has one the 3rd spacing, this two second portion of this two pixel electrode has one the 4th spacing, and the 3rd spacing is greater than the 4th spacing.
2. display panels according to claim 1, it is characterized in that, adjacent with this groove and this two first and this groove part this two pixel electrode that arrange along this first direction are overlapping, and adjacent with this groove and overlapping along this two first and this groove part of this two pixel electrode of this second direction arrangement.
3. display panels according to claim 2, it is characterized in that, this first spacing is substantially more than or equal to 6 microns and smaller or equal to 7.5 microns, this second spacing is substantially more than or equal to 4 microns and smaller or equal to 5.5 microns, the 3rd spacing is substantially more than or equal to 6 microns and smaller or equal to 7.5 microns, and the 4th spacing is substantially more than or equal to 4 microns and smaller or equal between 5.5 microns.
4. display panels according to claim 1, it is characterized in that, and this two first this two pixel electrode that along this first direction arrange adjacent with this groove trims substantially with the edge of this groove, and adjacent with this groove and trim substantially along this two first of this two pixel electrode of this second direction arrangement and an edge of this groove.
5. display panels according to claim 1, it is characterized in that, and this two first this two pixel electrode that along this first direction arrange adjacent with this groove has a gap with this groove respectively, and this two first of this two pixel electrode adjacent with this groove and that arrange along this second direction has a gap with this groove respectively.
6. display panels according to claim 1 is characterized in that other comprises;
One second substrate is oppositely arranged with this first substrate; And
At least separation material is arranged at the surface of this second real estate to this first substrate, and substantially corresponding to this at least one groove of this flatness layer, wherein has a distance between this time separation material and this flatness layer.
7. display panels according to claim 5, it is characterized in that, other comprises at least one main gap thing, be arranged at this second real estate this surface to this first substrate, this at least one main gap thing is substantially corresponding to a point of crossing of this gate line and this data line, and this at least one main gap thing contacts with this flatness layer.
8. display panels according to claim 7 is characterized in that, this at least separation material has identical height with this at least one main gap thing.
9. a display panels is characterized in that, comprises:
One first substrate;
Many gate lines are arranged on this first substrate along a first direction;
Many data lines are arranged on this first substrate along a second direction;
One flatness layer is arranged on this first substrate and covers these gate lines and these data lines, and wherein this flatness layer has at least one groove, and this groove is corresponding to a point of crossing of this gate line and this data line; And
Four pixel electrodes, be arranged on this flatness layer and correspond respectively to this groove around, wherein respectively this pixel electrode has a breach respectively in the face of this groove.
10. display panels according to claim 9 is characterized in that, respectively this pixel electrode is overlapping with this groove part respectively.
11. display panels according to claim 9 is characterized in that, respectively this breach of this pixel electrode and the edge of this groove trim substantially.
12. display panels according to claim 9 is characterized in that, respectively this pixel electrode is not overlapping with this groove, and respectively this pixel electrode and this groove have a gap.
13. display panels according to claim 9 is characterized in that other comprises;
One second substrate is oppositely arranged with this first substrate; And
At least separation material is arranged at the surface of this second real estate to this first substrate, and substantially corresponding to this at least one groove of this flatness layer, wherein has a distance between this time separation material and this flatness layer.
14. display panels according to claim 13, it is characterized in that, other comprises at least one main gap thing, be arranged at this second real estate this surface to this first substrate, this at least one main gap thing is substantially corresponding to a point of crossing of this gate line and this data line, and this at least one main gap thing contacts with this flatness layer.
15. display panels according to claim 14 is characterized in that, this at least separation material has identical height with this at least one main gap thing.
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| TW99143272A TWI427385B (en) | 2010-12-10 | 2010-12-10 | Liquid crystal display panel |
| TW099143272 | 2010-12-10 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102162960A true CN102162960A (en) | 2011-08-24 |
| CN102162960B CN102162960B (en) | 2013-05-15 |
Family
ID=44464270
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 201110009655 Expired - Fee Related CN102162960B (en) | 2010-12-10 | 2011-01-11 | Liquid crystal display panel |
Country Status (2)
| Country | Link |
|---|---|
| CN (1) | CN102162960B (en) |
| TW (1) | TWI427385B (en) |
Cited By (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103149747A (en) * | 2013-04-03 | 2013-06-12 | 深超光电（深圳）有限公司 | Liquid crystal display panel |
| CN103424945A (en) * | 2013-08-23 | 2013-12-04 | 南京中电熊猫液晶显示科技有限公司 | Liquid crystal display panel and manufacturing method of TFT (Thin Film Transistor) array substrate of liquid crystal display panel |
| CN106950767A (en) * | 2016-01-06 | 2017-07-14 | 三星显示有限公司 | Display device and its manufacture method |
| CN109270745A (en) * | 2018-10-08 | 2019-01-25 | 惠科股份有限公司 | A kind of display panel and display device |
| CN110119055A (en) * | 2018-02-05 | 2019-08-13 | 夏普株式会社 | Display device |
| CN111221170A (en) * | 2018-11-23 | 2020-06-02 | 咸阳彩虹光电科技有限公司 | Liquid crystal display panel and liquid crystal display |
| CN111524979A (en) * | 2019-11-29 | 2020-08-11 | 友达光电股份有限公司 | Array substrate and display panel |
| WO2021232495A1 (en) * | 2020-05-18 | 2021-11-25 | 深圳市华星光电半导体显示技术有限公司 | Display panel and display apparatus |
| CN114217481A (en) * | 2021-12-30 | 2022-03-22 | 绵阳惠科光电科技有限公司 | Display panel and display device |
| WO2022089025A1 (en) * | 2020-10-30 | 2022-05-05 | 京东方科技集团股份有限公司 | Array substrate and method for preparing same, and display apparatus |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TW475087B (en) * | 1997-09-12 | 2002-02-01 | Toshiba Corp | Active matrix liquid crystal display device |
| KR20060000279A (en) * | 2004-06-28 | 2006-01-06 | 엘지.필립스 엘시디 주식회사 | Lcd with color-filter on tft and method of fabricating of the same |
| JP2009069391A (en) * | 2007-09-12 | 2009-04-02 | Hitachi Displays Ltd | Liquid crystal display device |
| CN101868755A (en) * | 2007-08-09 | 2010-10-20 | 夏普株式会社 | Liquid crystal panel, liquid crystal display unit, liquid crystal display device, and television receiver |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4132528B2 (en) * | 2000-01-14 | 2008-08-13 | シャープ株式会社 | Manufacturing method of liquid crystal display device |
| TWI254830B (en) * | 2005-05-11 | 2006-05-11 | Toppoly Optoelectronics Corp | A liquid crystal display device |
| KR101157978B1 (en) * | 2005-06-30 | 2012-06-25 | 엘지디스플레이 주식회사 | Method of Fabricating Liquid Crystal Display Panel |
-
2010
- 2010-12-10 TW TW99143272A patent/TWI427385B/en not_active IP Right Cessation
-
2011
- 2011-01-11 CN CN 201110009655 patent/CN102162960B/en not_active Expired - Fee Related
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TW475087B (en) * | 1997-09-12 | 2002-02-01 | Toshiba Corp | Active matrix liquid crystal display device |
| KR20060000279A (en) * | 2004-06-28 | 2006-01-06 | 엘지.필립스 엘시디 주식회사 | Lcd with color-filter on tft and method of fabricating of the same |
| CN101868755A (en) * | 2007-08-09 | 2010-10-20 | 夏普株式会社 | Liquid crystal panel, liquid crystal display unit, liquid crystal display device, and television receiver |
| JP2009069391A (en) * | 2007-09-12 | 2009-04-02 | Hitachi Displays Ltd | Liquid crystal display device |
Cited By (14)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103149747A (en) * | 2013-04-03 | 2013-06-12 | 深超光电（深圳）有限公司 | Liquid crystal display panel |
| CN103149747B (en) * | 2013-04-03 | 2016-05-18 | 深超光电（深圳）有限公司 | Display panels |
| CN103424945A (en) * | 2013-08-23 | 2013-12-04 | 南京中电熊猫液晶显示科技有限公司 | Liquid crystal display panel and manufacturing method of TFT (Thin Film Transistor) array substrate of liquid crystal display panel |
| CN106950767A (en) * | 2016-01-06 | 2017-07-14 | 三星显示有限公司 | Display device and its manufacture method |
| CN110119055B (en) * | 2018-02-05 | 2022-02-25 | 夏普株式会社 | Display device |
| CN110119055A (en) * | 2018-02-05 | 2019-08-13 | 夏普株式会社 | Display device |
| CN109270745A (en) * | 2018-10-08 | 2019-01-25 | 惠科股份有限公司 | A kind of display panel and display device |
| CN111221170A (en) * | 2018-11-23 | 2020-06-02 | 咸阳彩虹光电科技有限公司 | Liquid crystal display panel and liquid crystal display |
| CN111524979A (en) * | 2019-11-29 | 2020-08-11 | 友达光电股份有限公司 | Array substrate and display panel |
| CN111524979B (en) * | 2019-11-29 | 2023-07-18 | 友达光电股份有限公司 | Array substrate and display panel |
| WO2021232495A1 (en) * | 2020-05-18 | 2021-11-25 | 深圳市华星光电半导体显示技术有限公司 | Display panel and display apparatus |
| WO2022089025A1 (en) * | 2020-10-30 | 2022-05-05 | 京东方科技集团股份有限公司 | Array substrate and method for preparing same, and display apparatus |
| CN114217481A (en) * | 2021-12-30 | 2022-03-22 | 绵阳惠科光电科技有限公司 | Display panel and display device |
| WO2023124704A1 (en) * | 2021-12-30 | 2023-07-06 | 绵阳惠科光电科技有限公司 | Display panel and display apparatus |
Also Published As
| Publication number | Publication date |
|---|---|
| TWI427385B (en) | 2014-02-21 |
| CN102162960B (en) | 2013-05-15 |
| TW201224617A (en) | 2012-06-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102162960B (en) | Liquid crystal display panel | |
| TWI564638B (en) | Pixel structure of display panel | |
| CN103885260B (en) | Display panel | |
| US20160209952A1 (en) | Touch electrode layer | |
| TWI428663B (en) | Touch-control liquid crystal display touch panel and liquid crystal display | |
| CN105652531B (en) | Array substrate and planar conversion liquid crystal display panel | |
| CN109585458B (en) | Thin film transistor substrate | |
| CN104267534A (en) | Display panel | |
| CN106653770A (en) | Display panel and array substrate thereof | |
| CN100462820C (en) | Liquid crystal display panel | |
| CN103901670B (en) | Display device | |
| CN1834758A (en) | In-plane switching mode liquid crystal display device and fabrication method thereof | |
| US20130234969A1 (en) | Touch display panel | |
| EP2618209B1 (en) | Active matrix substrate and electronic device comprising the same | |
| CN104049417A (en) | Display panel | |
| TWI600947B (en) | Pixel structure and active device array substrate for display panel | |
| CN103645589A (en) | Display device, array substrate and manufacturing method of array substrate | |
| CN101162338A (en) | Liquid crystal display board and method for manufacturing facing direction substrates thereof | |
| US20210080791A1 (en) | Display device and display panel thereof, and manufacturing method for display device | |
| CN104730777A (en) | Pixel structure capable of avoiding movement of photoresist spacers | |
| CN102830536A (en) | Colored film substrate, display panel and display device | |
| US20150116605A1 (en) | Display panel | |
| CN109270734A (en) | pixel structure | |
| TWI539217B (en) | Display panel | |
| CN103901647A (en) | Display device and liquid crystal display panel |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20130515 Termination date: 20210111 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |