CN102117259B - Method and device for allocating and processing address space resource - Google Patents
Method and device for allocating and processing address space resource Download PDFInfo
- Publication number
- CN102117259B CN102117259B CN200910258945.2A CN200910258945A CN102117259B CN 102117259 B CN102117259 B CN 102117259B CN 200910258945 A CN200910258945 A CN 200910258945A CN 102117259 B CN102117259 B CN 102117259B
- Authority
- CN
- China
- Prior art keywords
- address space
- space resource
- bridge device
- equipment
- length
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Landscapes
- Small-Scale Networks (AREA)
Abstract
The embodiment of the invention provides a method and a device for allocating and processing an address space resource. The method comprises the following steps: detecting a plurality of downlink ports of each bridge device in a system, and if confirming that a device is inserted into one downlink port of one bridge device, allocating a section of spare address space resource to the inserted device in a preset first address space resource of the bridge device according to the length of the address space resource required by the inserted device. In the embodiment of the invention, through previously reserving certain address space resources on the uplink ports of all the bridge devices in the system, the required address space resources are dynamically allocated to the device when a device is inserted in the normal working process of the system, thereby achieving dynamically allocating resource according to the address space required by the device, avoiding influencing the running of the device by insufficient resource and enhancing the hot plug function of the device.
Description
Technical field
The embodiment of the present invention relates to field of computer technology, relates in particular to a kind of address space resource allocation process method and device.
Background technology
Along with the development of bus and interface standard high speed exterior I/O devices interconnect bus (PCI Express, PCIE) protocol technology, the warm connection function of support equipment preferably of PCIE agreement.With regard to realizing at present the mode of hot plug, be generally that system is the address space that is connected with the good fixed size of port assignment of equipment in advance, the just processing to address space without consideration in carrying out equipment hot swap.Particularly, for example linux of existing operating system, after system starts, can carry out topology to whole PCIE bus in system, according to the corresponding address space resource of the demand assignment of connection device.System, carrying out in the process of PCIE bus topology, is that the mode increasing progressively is continuously distributed address space resources, if there is no connection device in certain bus, system can not be this port assignment address space resource.
Fig. 1 is that in the PCIE bus topology process of prior art, address space resource is distributed schematic diagram, as shown in Figure 1, basic input/output (Basic Input Output System, BIOS) program is carried out topology according to the mode of degree of depth traversal to PCIE bus, be specially, the equipment under a bus of bios program scanning, judges according to the mark that in this equipment, configuration space carries whether this equipment is bridge device, if not bridge device is directly this devices allocation address space resource; If bridge device be that this bridge device is distributed a bus, and continue the equipment under the newly assigned bus of scanning, the rest may be inferred completes the topology of PCIE bus.Bridge device describes as an example of converter (Switch, SW) example herein.As shown in Figure 1, below " 5 " number bus, there is no connection device, while therefore carrying out topology, system is not " 5 " number bus assignment address space resource.
In system access PCIE device address space, there is the concept of an address filtering window for the access of each SW, the corresponding address space resource of this address filtering window is generally the resource sum of all downlink port address spaces of this SW.Within the destination address that system is sent request only drops on the address filtering window of this SW uplink port, can be by data distributing in the equipment of the downlink port of SW.According to above-mentioned restriction, occur when equipment hot swap, the good SW of topology does not have available address space resource and distributes to the equipment of new insertion, cannot realize hot plug.If at will distribute an idle address space to this equipment, because this address is not in the address filtering window ranges of SW, still can not normally access this equipment.If be SW deallocation space resources by topological whole PCIE bus again, although can give the new suitable address space resource of devices allocation of inserting, this can affect other equipment of working, and whole system is died.
In order to address the above problem, carry out in the process of PCIE bus topology at BIOS, for not having the downlink port of connection device also to allocate the address space resource of fixed size in advance under SW.In there is hot plug, as long as the required address space of equipment inserting is less than or equal to the size of pre-assigned address space, just can operate normally this equipment.
Realizing in process of the present invention, inventor finds in prior art, due to system be in advance in SW not yet the downlink port of interventional instrument distribute the address space resource of fixed size, therefore require to insert the needed address space of equipment of this port can not exceed system in advance for this port assignment good, the address space of fixed size, to carrying out the equipment of hot plug, to have selectivity be that system can not arbitrarily be inserted any equipment, and system supports that warm connection function has certain limitation.
Summary of the invention
The embodiment of the present invention provides a kind of address space resource allocation process method and device, can realize according to equipment required address space dynamically allocate address space resources, strengthens the warm connection function of equipment.
The embodiment of the present invention provides a kind of address space resource allocation process method, comprising:
The several downlink ports included to each bridge device in system detect, know in a downlink port that has equipment to be inserted into a bridge device if detect, according to the length of the needed address space resource of equipment of inserting, be to be one section of idle address space resource of devices allocation of described insertion in the first default address space resource of described bridge device.
The embodiment of the present invention provides a kind of address space resource allocation process device, comprising:
Detection module, for detecting the included several downlink ports of each bridge device of system;
The first processing module, if for detecting and know a downlink port that has equipment to be inserted into a bridge device by described detection module, according to the length of the needed address space resource of equipment of inserting, being in the first default address space resource of described bridge device, it is one section of idle address space resource of devices allocation of described insertion.
The embodiment of the present invention provides a kind of operating system, comprises above-mentioned address space resource allocation process device.
In the address space resource allocation process method that the invention process provides and device, by being in advance the reserved certain address space resource of uplink port of all bridge devices in system, while having equipment to insert in system course of normal operation, it can be dynamically the needed address space resource of devices allocation.Can carry out dynamic assignment resource according to the required address space of equipment like this, can not affect because of inadequate resource the operation of equipment, strengthen the warm connection function of equipment.
Brief description of the drawings
In order to be illustrated more clearly in the embodiment of the present invention or technical scheme of the prior art, to the accompanying drawing of required use in embodiment or description of the Prior Art be briefly described below, apparently, accompanying drawing in the following describes is some embodiments of the present invention, for those of ordinary skill in the art, do not paying under the prerequisite of creative work, can also obtain according to these accompanying drawings other accompanying drawing.
Fig. 1 is that in the PCIE bus topology process of prior art, address space resource is distributed schematic diagram;
The address space resource allocation process method flow diagram that Fig. 2 provides for the embodiment of the present invention;
The address space resource allocation process method flow diagram that Fig. 3 provides for another embodiment of the present invention;
Fig. 4 is that in embodiment of the present invention PCIE bus topology process, address space resource is distributed schematic diagram;
The address space resource allocation process apparatus structure schematic diagram that Fig. 5 provides for the embodiment of the present invention.
Embodiment
For making object, technical scheme and the advantage of the embodiment of the present invention clearer, below in conjunction with the accompanying drawing in the embodiment of the present invention, technical scheme in the embodiment of the present invention is clearly and completely described, obviously, described embodiment is the present invention's part embodiment, instead of whole embodiment.Based on the embodiment in the present invention, those of ordinary skill in the art, not making the every other embodiment obtaining under creative work prerequisite, belong to the scope of protection of the invention.
The address space resource allocation process method flow diagram that Fig. 2 provides for the embodiment of the present invention, as shown in Figure 2, the method comprises:
Step 100, the several downlink ports included to each bridge device in system detect;
Whether system, in course of normal operation, detect the downlink port of bridge device, have equipment that hot plug occurs in downlink port to know.
Step 101, know in a downlink port that has equipment to be inserted into a bridge device if detect,, according to the length of the needed address space resource of equipment of inserting, being in the first default address space resource of described bridge device, be one section of idle address space resource of devices allocation of described insertion.
In the time that the equipment of detecting is inserted in a downlink port of bridge device, the equipment that first detects this insertion needs how many address space resources; Then in the first address space resource, be dynamically, its needed address space resource of this devices allocation.This first address space resource is that system is in advance for bridge device is distributed, to be inserted into the shared address space resource sum of the external equipment of this bridge device large than distributing to for its size, will reserve a part of address space resources and use in order to other equipment hot swaps.
The method that the present embodiment provides, by being the reserved certain address space resource of uplink port of all bridge devices in system in advance, while having equipment to insert, can be dynamically the needed address space resource of devices allocation in system course of normal operation.Can carry out dynamic assignment resource according to the required address space of equipment like this, can not affect because of inadequate resource the operation of equipment, strengthen the warm connection function of equipment.For the distribution of the first address space resource, can, referring to following embodiment, certainly be not limited to this.
The address space resource allocation process method flow diagram that Fig. 3 provides for another embodiment of the present invention, as shown in Figure 3, the method comprises:
Step 200, carrying out in the process of system bus topology, the several downlink ports included to each bridge device in system detect, and obtain and are plugged on length statistical information in described several downlink port, the needed address space resource of all devices;
Before the formal startup of each operating system, all to first move bios program, this program major function is to configure hardware environment to make operating system stable operation.The BIOS moving on most computers and server can be first to PCIE bus topology once, makes the topology of operating system become simple.The embodiment of the present invention describes as example system PCIE bus topology taking BIOS.
Fig. 4 is that in embodiment of the present invention PCIE bus topology process, address space resource is distributed schematic diagram, as shown in Figure 4, the PCIE bus topolopy of this system comprises an i.e. SW and the 2nd SW of two bridge devices, and each SW is provided with a uplink port and several downlink ports.For example, " 2 " number uplink port of a SW and this topological structure at the middle and upper levels " 1 " number downlink port of equipment are connected, and should be connected with four downlink ports by " 2 " number uplink port.In the present embodiment, in four downlink ports of a SW, there are three to be connected with external equipment, have a downlink port not connect external equipment, for example " 5 " number downlink port.The topological structure of the 2nd SW repeats no more herein.
Carry out in the process of system PCIE bus topology at BIOS, bios program carries out topology according to the mode of degree of depth traversal to PCIE bus, specifically can be undertaken by mode below: the equipment under a bus of bios program scanning, judge according to the mark that in this equipment, configuration space carries whether this equipment is bridge device, if not bridge device is directly this devices allocation address space resource; If bridge device be that this bridge device is distributed a bus, and continue the equipment under the newly assigned bus of scanning, the rest may be inferred completes the topology of PCIE bus.
Be that bridge device is for example when SW when BIOS finds certain equipment, first to detect the included several downlink ports of this SW, four downlink ports that for example will detect a SW to a SW, obtain the length statistical information that is plugged on the needed address space resource of all devices in these four downlink ports.In the one SW of the present embodiment, BIOS detects that " 3 " number downlink port, " 4 " number downlink port and " 6 " number downlink port are connected with external equipment, and the length that detects the address space resource of knowing the equipment needs that are connected to " 3 " number downlink port is 1M, the length of address space resource that being connected to the equipment of " 4 " number downlink port needs is 1M, and the length that is connected to the address space resource that the equipment of " 6 " number downlink port needs is 2M.The length statistical information that BIOS adds up to obtain the address space resource of the uplink port that at least should distribute to a SW by the length of three needed address space resources of equipment is the length of 4M.BIOS as above operates each SW successively, can get the length statistical information that each SW is corresponding.
Step 201, according to described length statistical information, for the uplink port of corresponding bridge device distributes the first address space resource, and according to all devices length of needed address space resource being separately plugged in described several downlink ports of corresponding bridge device, in described the first address space resource, for described all devices distributes respectively address space resources; The length of described the first address space resource is greater than the length of the corresponding address space resource of described length statistical information.
BIOS gets after the length statistical information that a SW is corresponding by detection, and system will be distributed the first address space resource for the uplink port of corresponding SW.In the present embodiment, in order to realize the hot plug of arbitrary equipment on SW, therefore will will distribute to the resource that separates certain space in the address space resource of this uplink port, the length of the first address space resource is greater than the length of the corresponding address space resource of length statistical information more.In the present embodiment, the length of the first address space resource of distributing to a SW is longer than being plugged on three the needed address space resource size of equipment sums in several downlink ports of a SW, the length of the first address space resource is greater than 4M, taking overabsorption 10M as example, the first address space resource is " 0x00000000-0x00dfffff ", and length is 14M.In the present embodiment, describe as an example of overabsorption 10M example, be certainly not limited to this, can distribute according to demand the space of fair-sized.
The uplink port that is a SW distributes after the first address space resource, in the downlink port due to a SW, has external equipment, therefore will distribute address space resource separately for the downlink port that is plugged with equipment.Allocation scheme can be, according to be plugged in several downlink ports of corresponding bridge device, all devices length of needed address space resource separately, in the first address space resource " 0x00000000-0x00dfffff ", for all devices distributes respectively address space resources.Particularly, because the length of address space resource that is plugged on the equipment of " 3 " number downlink port and needs is 1M, the address space resource that therefore can mark off length and be 1M in the first address space resource is distributed to this " 3 " number downlink port, for example " 0x00000000-0x000fffff ".The like, the address space resource that " 4 " number downlink port is corresponding can be " 0x00100000-0x001fffff ", the address space resource that " 6 " number downlink port is corresponding can be " 0x00200000-0x003fffff ".In the present embodiment, the address space resource of distributing for each downlink port can be to distribute according to the mode increasing progressively continuously as from the foregoing.Hence one can see that, although " 5 " number downlink port of a SW does not have connection device, but be that the uplink port of a SW is while distributing address space resources, reserve i.e. " 0x00400000-0x00dfffff " part of a part of resource, be convenient to the follow-up hot plug that realizes equipment on " 5 " number downlink port.And have above-mentioned known, distributing to the address space resource that a SW is respectively connected with the downlink port of equipment all, can ensure in the equipment of the downlink port of data distributing to the SW within " 0x00000000-0x00dfffff " at the address filtering window of a SW uplink port.
Further, this method embodiment distributes respectively the first corresponding address space resource to two adjacent SW uplink port separately, can be also to distribute according to the mode increasing progressively continuously.For example, the address space resource of distributing to the uplink port of the 2nd SW can be " 0x00e00000-0x01dfffff ", and this length is also than the length that is plugged on the needed address space resource of all devices sum in each downlink port of the 2nd SW and has more 10M.
In the address space resource allocation process method that this enforcement provides, by when the topological PCIE bus being the reserved certain address space resource of uplink port of all bridge devices in system, while having equipment to insert in system course of normal operation, it is dynamically the needed address space resource of devices allocation.Can carry out dynamic assignment resource according to the required address space of equipment like this, can not affect because of inadequate resource the operation of equipment, can realize veritably any hot plug of equipment.
In the above-described embodiments, dynamically for the new needed address space resource of devices allocation of inserting is specifically as follows, if detecting, system knows have new equipment to be inserted in a downlink port in SW, detect the such as 1M of length of the needed address space resource of equipment of this new insertion, and in the first address space resource of distributing to this SW, be new one section of idle address space resource of devices allocation of inserting according to this length.A for example SW searches address space resource for example " 0x00400000-0x004fffff " idle and that equate with Len req 1M in " 0x00000000-0x00dfffff " space resources of self, and distributes to this downlink port.
Certainly, in the time that equipment is extracted from downlink port, the present embodiment method can also reclaim address space resource shared this port, know have while extracting in the downlink port of equipment from SW if the system that is specially detects, the address space resource of distributing to before this equipment can be recovered in the first address space resource.If when for example the equipment in " 3 " number downlink port in a SW is pulled out, the address space resource " 0x00000000-0x000fffff " of distributing to before this equipment can be recovered in " 0x00000000-0x00dfffff " space resources, for other equipment hot swaps.
As seen from Figure 4, in the present embodiment, in the time of Topology Discovery, to judge each equipment, if this equipment is bridge device, be inserted in downlink port the needed address space resource of equipment except distributing, separate the address space resource of certain space more.The mode that the rest may be inferred travels through according to the degree of depth completes the topology of PCIE bus.In the present embodiment, be each SW uplink port overabsorption the address space resource of 10M, like this have equipment insert time, can from this 10M space, distribute according to the demand of equipment.In the time having equipment to extract, the resource of equipment can be reclaimed, for follow-up interventional instrument.
Above-described embodiment is to introduce the inventive method to be applied at BIOS and to carry out in the process of system PCIE bus topology, certainly this method embodiment can also be applied in other environment, for example, in os starting, kernel itself also will carry out once topology to PCIE bus.Linux operating system is the operating system of increasing income, can be to modifying about the part of Topology Discovery in the kernel source code of linux operating system, and the method that uses this method embodiment to provide, can make the hot plug of any PCIE equipment of system support.Amendment linux operating system Topology Discovery code, does not rely on mode that BIOS uses this invention and realizes the Topology Discovery of PCIE bus, by operating system, PCIE bus is carried out once to enumerating again completely.
One of ordinary skill in the art will appreciate that: all or part of step that realizes said method embodiment can complete by the relevant hardware of programmed instruction, aforesaid program can be stored in a computer read/write memory medium, this program, in the time carrying out, is carried out the step that comprises said method embodiment; And aforesaid storage medium comprises: various media that can be program code stored such as ROM, RAM, magnetic disc or CDs.
The address space resource allocation process apparatus structure schematic diagram that Fig. 5 provides for the embodiment of the present invention, as shown in Figure 5, this address space resource allocation process device comprises detection module 11 and the first processing module 12, wherein:
Detection module 11, for detecting the included several downlink ports of each bridge device of system;
The first processing module 12, if for detecting and know a downlink port that has equipment to be inserted into a bridge device by described detection module, according to the length of the needed address space resource of equipment of inserting, being in the first default address space resource of described bridge device, it is one section of idle address space resource of devices allocation of described insertion.
Whether particularly, system is in course of normal operation, and detection module 11 will detect the downlink port of bridge device, have equipment that hot plug occurs in downlink port to know.In the time that the equipment of detecting is inserted in a downlink port of bridge device, the equipment that first detects this insertion needs how many address space resources; Then in the first address space resource, be dynamically, its needed address space resource of this devices allocation by the first processing module 12.This first address space resource is that system is in advance for bridge device is distributed, to be inserted into the shared address space resource sum of the external equipment of this bridge device large than distributing to for its size, will reserve a part of address space resources and use in order to other equipment hot swaps.
The device that the present embodiment provides, by being the reserved certain address space resource of uplink port of all bridge devices in system in advance, while having equipment to insert, can be dynamically the needed address space resource of devices allocation in system course of normal operation.Can carry out dynamic assignment resource according to the required address space of equipment like this, can not affect because of inadequate resource the operation of equipment, strengthen the warm connection function of equipment.
For the distribution of the first address space resource, the second processing module 13 in the address space resource allocation process device that can provide by the present embodiment completes, particularly, the second processing module 13 is carrying out in the process of system bus topology, the several downlink ports included to bridge device detect, and obtain and are plugged on length statistical information in several downlink ports, the needed address space resource of all devices; And according to length statistical information, for the uplink port of bridge device distributes the first address space resource, and according to be plugged in several downlink ports of bridge device, all devices length of needed address space resource separately, in the first address space resource, for all devices distributes respectively address space resources; The length of the first address space resource is greater than the length of the corresponding address space resource of described length statistical information.
Particularly, in the time that address space resource allocation process device carries out PCIE bus topology, the second processing module 13 scans the equipment under bus, judge according to the mark that in this equipment, configuration space carries whether this equipment is bridge device, if not bridge device is directly this devices allocation address space resource; If bridge device be that this bridge device is distributed a bus, and continue the equipment under the newly assigned bus of scanning, know in the several downlink ports that are plugged on bridge device, all devices length of needed address space resource separately.Then the second processing module 13, except the address space resource that distributing equipment needs, separates the address space resources of certain space in addition.The mode that the rest may be inferred travels through according to the degree of depth completes the topology of PCIE bus.
Further in the present embodiment, if the first processing module 12 is also for knowing by detection module 11 while having equipment to extract from bridge device one downlink port, the first processing module 12 is recovered to the address space resource of distributing to before this equipment in the first address space resource, and the hot drawing of finishing equipment goes out.
More than install each functional module in embodiment effect and between cooperation with complete address space resource distribute, can, referring to the treatment scheme providing in above-mentioned each embodiment of the method, repeat no more herein.
Embodiment of the present invention address space resource allocation process device is by the time of Topology Discovery PCIE bus, for the reserved certain address space resource of uplink port of all bridge devices in system, in system course of normal operation, while having equipment to insert, be the needed address space resource of devices allocation dynamically.In the time having equipment to extract, reclaim the address space resource that this equipment has, during for the hot insertion event of later generation.Can carry out Resources allocation according to the required address space of equipment like this, not affect the operation of equipment being subject to inadequate resource, any hot plug of the equipment of realizing that can be real.
The embodiment of the present invention also provides a kind of operating system, comprises the address space resource allocation process device that said apparatus embodiment provides.The method that this operating system the present embodiment provides is by being in advance the reserved certain address space resource of uplink port of all bridge devices in system, while having equipment to insert in system course of normal operation, it can be dynamically the needed address space resource of devices allocation.Can carry out dynamic assignment resource according to the required address space of equipment like this, can not affect because of inadequate resource the operation of equipment, strengthen the warm connection function of equipment.
Finally it should be noted that: above embodiment only, in order to technical scheme of the present invention to be described, is not intended to limit; Although the present invention is had been described in detail with reference to previous embodiment, those of ordinary skill in the art is to be understood that: its technical scheme that still can record aforementioned each embodiment is modified, or part technical characterictic is wherein equal to replacement; And these amendments or replacement do not make the essence of appropriate technical solution depart from the spirit and scope of various embodiments of the present invention technical scheme.
Claims (5)
1. an address space resource allocation process method, is characterized in that, comprising:
Carrying out in the process of system bus topology, the several downlink ports included to each bridge device in system detect, and obtain the length statistical information of the needed address space resource of all devices being plugged in described several downlink port;
According to described length statistical information, for the uplink port of described bridge device distributes the first address space resource, and according to all devices length of needed address space resource being separately plugged in described several downlink ports of described bridge device, in described the first address space resource, for described all devices distributes respectively address space resources, and, distribute to the address space resource of described all devices all in the address filtering window of described bridge device uplink port; The length of described the first address space resource is greater than the length of the corresponding address space resource of described length statistical information, and the length of described the first address space resource is consistent with the address filtering window of described bridge device uplink port;
The described several downlink ports included to each bridge device in described system detect, know in a downlink port that has equipment to be inserted into bridge device described in if detect, according to the length of the needed address space resource of equipment of inserting, be to be one section of idle address space resource of devices allocation of described insertion in default described the first address space resource of described bridge device.
2. address space resource allocation process method according to claim 1, is characterized in that, also comprises:
Know have equipment in one downlink port, to extract if detect from described bridge device, the address space resource of distributing to before described equipment is recovered in described the first address space resource.
3. address space resource allocation process method according to claim 2, is characterized in that, comprises for the uplink port of described bridge device distributes described the first address space resource:
According to the mode increasing progressively continuously, for two adjacent bridge devices uplink port separately distributes respectively the first corresponding address space resource.
4. an address space resource allocation process device, is characterized in that,
Detection module, for detecting the included several downlink ports of each bridge device of system;
The first processing module, if for detecting and know a downlink port that has equipment to be inserted into a bridge device by described detection module, according to the length of the needed address space resource of equipment of inserting, being in the first default address space resource of described bridge device, it is one section of idle address space resource of devices allocation of described insertion;
The second processing module, be used in the process of carrying out system bus topology, the several downlink ports included to described bridge device detect, and obtain and are plugged on length statistical information in described several downlink port, the needed address space resource of all devices; And according to described length statistical information, for the uplink port of described bridge device distributes described the first address space resource, and according to be plugged in described several downlink ports of described bridge device, all devices length of needed address space resource separately, in described the first address space resource, for described all devices distributes respectively address space resources, and, distribute to the address space resource of described all devices all in the address filtering window of described bridge device uplink port; The length of described the first address space resource is greater than the length of the corresponding address space resource of described length statistical information, and the length of described the first address space resource is consistent with the address filtering window of described bridge device uplink port.
5. address space resource allocation process device according to claim 4, is characterized in that:
Described the first processing module also for, if detect and know have equipment to extract in one downlink port from described bridge device by described detection module, the address space resource of distributing to before described equipment is recovered in described the first address space resource.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN200910258945.2A CN102117259B (en) | 2009-12-31 | 2009-12-31 | Method and device for allocating and processing address space resource |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN200910258945.2A CN102117259B (en) | 2009-12-31 | 2009-12-31 | Method and device for allocating and processing address space resource |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102117259A CN102117259A (en) | 2011-07-06 |
| CN102117259B true CN102117259B (en) | 2014-07-09 |
Family
ID=44216035
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN200910258945.2A Active CN102117259B (en) | 2009-12-31 | 2009-12-31 | Method and device for allocating and processing address space resource |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102117259B (en) |
Families Citing this family (17)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102521195B (en) * | 2011-11-18 | 2015-04-29 | 华为技术有限公司 | Address resource allocation method and memorizer |
| CN103281260A (en) * | 2013-05-20 | 2013-09-04 | 华为技术有限公司 | System and device supporting PCIe (peripheral component interface express) and resource allocation method thereof |
| CN103455379A (en) * | 2013-09-05 | 2013-12-18 | 华为技术有限公司 | Resource allocation method and system |
| CN104123188B (en) * | 2014-06-30 | 2017-10-24 | 华为技术有限公司 | A kind of resource allocation methods and relevant apparatus |
| CN105487990A (en) * | 2014-09-19 | 2016-04-13 | 中兴通讯股份有限公司 | Method and device for transmitting information messages between CPU and chip |
| CN104615572B (en) * | 2015-02-27 | 2018-05-01 | 苏州科达科技股份有限公司 | Hot plug processing system and method |
| US10191882B2 (en) * | 2015-06-29 | 2019-01-29 | Futurewei Technologies, Inc. | Method and system for aggregation-friendly address assignment to PCIe devices |
| EP3154220A1 (en) * | 2015-10-09 | 2017-04-12 | Siemens Schweiz AG | Bus coupling unit and bus system comprising a bus coupling unit |
| CN105701051B (en) * | 2016-01-15 | 2019-10-15 | 华为技术有限公司 | A kind of hot-plug method, host controller, host and PCIe bridge device |
| CN106250060A (en) * | 2016-08-03 | 2016-12-21 | 浪潮(北京)电子信息产业有限公司 | The hot insertion method of PCIe device and device, hot drawing go out method and apparatus |
| CN110413554B (en) * | 2018-04-28 | 2021-05-28 | 杭州海康威视数字技术股份有限公司 | Hot plug system and hot plug method |
| CN110581869B (en) * | 2018-06-07 | 2022-04-08 | 中兴通讯股份有限公司 | Resource allocation method, TLP packet processing method, equipment and storage medium |
| CN109902038B (en) * | 2019-02-21 | 2020-12-29 | 杭州迪普科技股份有限公司 | PCIe bus address space distribution method and device |
| CN112445738A (en) * | 2020-11-27 | 2021-03-05 | 苏州浪潮智能科技有限公司 | Hot plug processing method, device and equipment |
| CN113055443B (en) * | 2021-02-20 | 2023-07-04 | 北京奇艺世纪科技有限公司 | Resource data deployment method, device, equipment and storage medium |
| CN113067912B (en) | 2021-03-11 | 2023-04-07 | 山东英信计算机技术有限公司 | Method, system and device for allocating resource addresses of PCI (peripheral component interconnect) equipment |
| CN114840466B (en) * | 2022-07-05 | 2022-09-13 | 深圳市遇贤微电子有限公司 | Resource allocation space allocation method and device, computer equipment and storage medium |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1740997A (en) * | 2005-09-21 | 2006-03-01 | 杭州华为三康技术有限公司 | Network equipment and method for distributing its peripheral device interconnection resources |
| CN101226515A (en) * | 2008-01-31 | 2008-07-23 | 华为技术有限公司 | Method and apparatus for distributing resource of hot-plug bus interface |
| US7461244B2 (en) * | 2004-03-18 | 2008-12-02 | Intel Corporation | Method and apparatus to support booting despite deficient resources |
| CN101387993A (en) * | 2007-09-14 | 2009-03-18 | 凹凸科技（中国）有限公司 | Method and system for dynamically collocating resource for equipment in computer system |
-
2009
- 2009-12-31 CN CN200910258945.2A patent/CN102117259B/en active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7461244B2 (en) * | 2004-03-18 | 2008-12-02 | Intel Corporation | Method and apparatus to support booting despite deficient resources |
| CN1740997A (en) * | 2005-09-21 | 2006-03-01 | 杭州华为三康技术有限公司 | Network equipment and method for distributing its peripheral device interconnection resources |
| CN101387993A (en) * | 2007-09-14 | 2009-03-18 | 凹凸科技（中国）有限公司 | Method and system for dynamically collocating resource for equipment in computer system |
| CN101226515A (en) * | 2008-01-31 | 2008-07-23 | 华为技术有限公司 | Method and apparatus for distributing resource of hot-plug bus interface |
Also Published As
| Publication number | Publication date |
|---|---|
| CN102117259A (en) | 2011-07-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102117259B (en) | Method and device for allocating and processing address space resource | |
| EP2892212B1 (en) | Micro server and method of allocating a mac address | |
| CN106126460B (en) | Hot-plug equipment reserves resource allocation methods, device and system | |
| CN106557427B (en) | Memory management method and device for shared memory database | |
| US9063655B2 (en) | Multi-level port expansion for port multipliers | |
| CN107209716B (en) | Memory management device and method | |
| EP3211530A1 (en) | Virtual machine memory management method, physical main machine, pcie device and configuration method therefor, and migration management device | |
| CN103455379A (en) | Resource allocation method and system | |
| CN110633130B (en) | Virtual memory management method and device based on memory hot plug technology | |
| EP3881192B1 (en) | An apparatus and method for handling address decoding in a system-on-chip | |
| CN110399217B (en) | Memory resource allocation method, device and equipment | |
| CN109324991A (en) | A kind of hot plug device of PCIE device, method, medium and system | |
| CN115729849B (en) | Memory management method and computing device | |
| CN110990114A (en) | Virtual machine resource allocation method, device, equipment and readable storage medium | |
| CN111008162A (en) | Method and system for realizing single PCIE slot supporting multiple PCIE ports | |
| TWI616759B (en) | Apparatus assigning controller and apparatus assigning method | |
| CN106155910B (en) | Method, device and system for realizing memory access | |
| WO2024098942A1 (en) | Pcie device management method, device and server | |
| CN115185874B (en) | PCIE resource allocation method and related device | |
| CN110581869B (en) | Resource allocation method, TLP packet processing method, equipment and storage medium | |
| CN115344353A (en) | Method, system and equipment for hot expansion of memory in cloud platform virtual machine | |
| CN112597090A (en) | Method for configuring PCIE (peripheral component interface express) equipment, network equipment and storage medium | |
| CN109144578B (en) | Display card resource allocation method and device based on Loongson computer | |
| CN108228496B (en) | Direct memory access memory management method and device and master control equipment | |
| CN102662724B (en) | Method, apparatus and system for device initialization |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C56 | Change in the name or address of the patentee |
Owner name: HUAWEI DIGITAL TECHNOLOGY (CHENGDU) CO., LTD. Free format text: FORMER NAME: CHENGDU HUAWEI SYMANTEC TECHNOLOGIES CO., LTD. |
|
| CP01 | Change in the name or title of a patent holder |
Address after: 611731 Chengdu high tech Zone, Sichuan, West Park, Qingshui River Patentee after: HUAWEI DIGITAL TECHNOLOGIES (CHENG DU) Co.,Ltd. Address before: 611731 Chengdu high tech Zone, Sichuan, West Park, Qingshui River Patentee before: CHENGDU HUAWEI SYMANTEC TECHNOLOGIES Co.,Ltd. |
|
| TR01 | Transfer of patent right | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20220907 Address after: No. 1899 Xiyuan Avenue, high tech Zone (West District), Chengdu, Sichuan 610041 Patentee after: Chengdu Huawei Technologies Co.,Ltd. Address before: 611731 Qingshui River District, Chengdu hi tech Zone, Sichuan, China Patentee before: HUAWEI DIGITAL TECHNOLOGIES (CHENG DU) Co.,Ltd. |