CN102073349A - Method for saving peripheral circuits of mainboard of server - Google Patents

Method for saving peripheral circuits of mainboard of server Download PDF

Info

Publication number
CN102073349A
CN102073349A CN2011100301611A CN201110030161A CN102073349A CN 102073349 A CN102073349 A CN 102073349A CN 2011100301611 A CN2011100301611 A CN 2011100301611A CN 201110030161 A CN201110030161 A CN 201110030161A CN 102073349 A CN102073349 A CN 102073349A
Authority
CN
China
Prior art keywords
logic
cpu
switch
server
smbus
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN2011100301611A
Other languages
Chinese (zh)
Inventor
刘强
梁智豪
于治楼
金长新
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Inspur Electronic Information Industry Co Ltd
Original Assignee
Inspur Electronic Information Industry Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Inspur Electronic Information Industry Co Ltd filed Critical Inspur Electronic Information Industry Co Ltd
Priority to CN2011100301611A priority Critical patent/CN102073349A/en
Publication of CN102073349A publication Critical patent/CN102073349A/en
Pending legal-status Critical Current

Links

Abstract

The invention discloses a method for saving peripheral circuits of a mainboard of a server, which belongs to the technical field of servers. In the method, some peripheral circuits of the mainboard of the server are integrated by a complex programmable logic device (CPLD) chip. The CPLD chip comprises system management bus (SMBUS) switching logic, 80PORT decoding logic, serial port switching logic, central processing unit (CPU) overheat alarm logic, video graphics array (VGA) line-field signal switching logic, power supply detection logic, memory voltage enable logic, and clock frequency-division logic, wherein the SMBUS switching logic is connected with an SMBUS; the 80PORT decoding logic is connected with a low pin count (LPC) bus; the serial port switching logic is connected with a supper input/output (SUPERIO); the CPU overheat alarm logic is connected with a CPU; the VGA line-field signal switching logic is connected with a video card; the power supply detection logic is connected with a power supply; the memory voltage enable logic is connected with a memory; and the clock frequency-division logic is connected with a clock chip. By the method, the peripheral circuits of the mainboard of the server are integrated, the space of the server is reduced, and the cost is saved.

Description

A kind of method of saving the peripheral circuit of server master board
Technical field
The present invention relates to a kind of server technology field, specifically a kind of method of saving the peripheral circuit of server master board.
Background technology
Development along with server technology, the kind of server is more and more, though the chipset that adopts may be similar, but demand according to the industry of not uniting, the very big difference that the periphery design of server still exists, the field that has requires the little function of volume of server complete, requires to integrate some peripheral circuits when so just requiring the design server mainboard and reduces the space and save cost.
Summary of the invention
Technical assignment of the present invention provide a kind of can integrated service device mainboard peripheral circuit, reduce server space and cost-effective a kind of method of saving the peripheral circuit of server master board.
Technical assignment of the present invention is realized in the following manner, comprises server, adopts the piece of CPLD chip to come some peripheral circuits of integrated service device mainboard; The CPLD chip comprises that SMBUS switch switch logic, 80PORT decoding logic, serial ports switch logic, CPU temperature alarm logic, VGA row field signal switch logic, power supply detect logic, memory voltage enable logic, clock division logic; SMBUS switch switch logic connects SMBUS bus, the switch and the switching of the SMBUS bus on the SMBUS switch switch logic control main board and the SMBUS bus of middle plate; The 80PORT decoding logic connects lpc bus, and the POST sign indicating number decoding back the when BIOS that the 80PORT decoding logic is sent server south bridge lpc bus here starts demonstrates concrete numeral on charactron, so that can accurately judge the mainboard running status debugging mainboard time; The serial ports switch logic connects SUPERIO, and the serial ports switch logic is judged by switching signal the rs 232 serial interface signal of SUPERIO is linked to each other with redundant serial ports; CPU temperature alarm logic connects CPU, and CPU temperature alarm logic is with the overheated alarm signal of multiple CPU heat alarm output CPU; VGA row field signal switch logic connects video card, and multichannel VGA shows that the switching by carry out VGA row field signal passage in the CPLD chip realizes; Power supply detects logic and connects power supply, and power supply detects logic detection north and south bridge and whether cpu power output is normal, if normally then the CPLD chip sends signalisation CPU, otherwise produces the signal that reports an error; The memory voltage enable logic connects internal memory, and whether the memory voltage enable logic detects the condition that the control memory voltage produces and satisfy, if satisfy condition then send the enable signal that produces memory voltage and remove to produce the internal memory required voltage, otherwise produces the signal that reports an error; The clock division logic connects clock chip, and the clock division logic is carried out frequency division to input clock, produces low-frequency clock and uses for chip on the server.
SMBUS switch switch logic in the CPLD chip is used for being responsible for opening the SMBUS link that mainboard is communicated by letter with backboard after system start-up is finished, make the external management module to obtain system health information etc. by visit SMBUS bus, but sometimes, need in suitable, close corresponding SMBUS bus in order to prevent that many SMBUS links from visiting the generation of same device simultaneously; The 80PORT decoding logic is judged the running status of mainboard in the vectoring phase with showing by charactron behind the data decoding on the lpc bus when BIOS starts; Because mainboard is connected with backboard redundant interface is arranged, serial ports and VGA signal all join by backboard, and the serial ports switch logic need select signal that rs 232 serial interface signal is switched to respectively on the corresponding mainboard interface according to interface; VGA row field signal switch logic will be selected signal switch line field signal between two interfaces according to interface equally; CPU temperature alarm logic detects CPU and in time sends alarm signal to CPU overheated the time when detecting cpu power is overheated or administration module is sent CPU heat alarm and local management; Power supply detects logic and the memory voltage enable logic then is to be responsible for the duty of north and south bridge and CPU and memory power supply voltage is detected, and as finding abnormity of power supply, timely powered-down also sends the signal that reports an error; The clock division logic then is that the clock that produces 25MHZ uses for local BMC, to reduce external crystal-controlled oscillation quantity.
A kind of method of saving the peripheral circuit of server master board of the present invention is compared with prior art, integrate the peripheral circuit of server master board, the peripheral circuit of saving server master board, minimizing server space, saved cost, thereby, have good value for applications.
Description of drawings
The present invention is further described below in conjunction with accompanying drawing.
Accompanying drawing 1 is a kind of structured flowchart of method of the peripheral circuit of saving server master board.
Embodiment
Explain below with reference to Figure of description and specific embodiment a kind of method of saving the peripheral circuit of server master board of the present invention being done.
Embodiment:
A kind of method of saving the peripheral circuit of server master board of the present invention comprises server, adopts the piece of CPLD chip to come some peripheral circuits of integrated service device mainboard; The CPLD chip comprises that SMBUS switch switch logic, 80PORT decoding logic, serial ports switch logic, CPU temperature alarm logic, VGA row field signal switch logic, power supply detect logic, memory voltage enable logic, clock division logic; SMBUS switch switch logic connects SMBUS bus, the switch and the switching of the SMBUS bus on the SMBUS switch switch logic control main board and the SMBUS bus of middle plate; The 80PORT decoding logic connects lpc bus, and the POST sign indicating number decoding back the when BIOS that the 80PORT decoding logic is sent server south bridge lpc bus here starts demonstrates concrete numeral on charactron, so that can accurately judge the mainboard running status debugging mainboard time; The serial ports switch logic connects SUPERIO, and the serial ports switch logic is judged by switching signal the rs 232 serial interface signal of SUPERIO is linked to each other with redundant serial ports; CPU temperature alarm logic connects CPU, and CPU temperature alarm logic is with the overheated alarm signal of multiple CPU heat alarm output CPU; VGA row field signal switch logic connects video card, and multichannel VGA shows that the switching by carry out VGA row field signal passage in the CPLD chip realizes; Power supply detects logic and connects power supply, and power supply detects logic detection north and south bridge and whether cpu power output is normal, if normally then the CPLD chip sends signalisation CPU, otherwise produces the signal that reports an error; The memory voltage enable logic connects internal memory, and whether the memory voltage enable logic detects the condition that the control memory voltage produces and satisfy, if satisfy condition then send the enable signal that produces memory voltage and remove to produce the internal memory required voltage, otherwise produces the signal that reports an error; The clock division logic connects clock chip, and the clock division logic is carried out frequency division to input clock, produces low-frequency clock and uses for chip on the server.
SMBUS switch switch logic in the CPLD chip is used for being responsible for opening the SMBUS link that mainboard is communicated by letter with backboard after system start-up is finished, make the external management module to obtain system health information etc. by visit SMBUS bus, but sometimes, need in suitable, close corresponding SMBUS bus in order to prevent that many SMBUS links from visiting the generation of same device simultaneously; The 80PORT decoding logic is judged the running status of mainboard in the vectoring phase with showing by charactron behind the data decoding on the lpc bus when BIOS starts; Because mainboard is connected with backboard redundant interface is arranged, serial ports and VGA signal all join by backboard, and the serial ports switch logic need select signal that rs 232 serial interface signal is switched to respectively on the corresponding mainboard interface according to interface; VGA row field signal switch logic will be selected signal switch line field signal between two interfaces according to interface equally; CPU temperature alarm logic detects CPU and in time sends alarm signal to CPU overheated the time when detecting cpu power is overheated or administration module is sent CPU heat alarm and local management; Power supply detects logic and the memory voltage enable logic then is to be responsible for the duty of north and south bridge and CPU and memory power supply voltage is detected, and as finding abnormity of power supply, timely powered-down also sends the signal that reports an error; The clock division logic then is that the clock that produces 25MHZ uses for local BMC, to reduce external crystal-controlled oscillation quantity.
Except that the described technical characterictic of instructions, be the known technology of those skilled in the art.

Claims (1)

1. a method of saving the peripheral circuit of server master board comprises server, it is characterized in that adopting the piece of CPLD chip to come some peripheral circuits of integrated service device mainboard; The CPLD chip comprises that SMBUS switch switch logic, 80PORT decoding logic, serial ports switch logic, CPU temperature alarm logic, VGA row field signal switch logic, power supply detect logic, memory voltage enable logic, clock division logic; SMBUS switch switch logic connects SMBUS bus, the switch and the switching of the SMBUS bus on the SMBUS switch switch logic control main board and the SMBUS bus of middle plate; The 80PORT decoding logic connects lpc bus, and the POST sign indicating number decoding back the when BIOS that the 80PORT decoding logic is sent server south bridge lpc bus here starts demonstrates concrete numeral on charactron; The serial ports switch logic connects SUPERIO, and the serial ports switch logic links to each other the rs 232 serial interface signal of SUPERIO with redundant serial ports; CPU temperature alarm logic connects CPU, and CPU temperature alarm logic is with the overheated alarm signal of multiple CPU heat alarm output CPU; VGA row field signal switch logic connects video card, and multichannel VGA shows that the switching by carry out VGA row field signal passage in the CPLD chip realizes; Power supply detects logic and connects power supply, and power supply detects logic detection north and south bridge and whether cpu power output is normal, if normally then the CPLD chip sends signalisation CPU, otherwise produces the signal that reports an error; The memory voltage enable logic connects internal memory, and whether the memory voltage enable logic detects the condition that the control memory voltage produces and satisfy, if satisfy condition then send the enable signal that produces memory voltage and remove to produce the internal memory required voltage, otherwise produces the signal that reports an error; The clock division logic connects clock chip, and the clock division logic is carried out frequency division to input clock, produces low-frequency clock and uses for chip on the server.
CN2011100301611A 2011-01-27 2011-01-27 Method for saving peripheral circuits of mainboard of server Pending CN102073349A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN2011100301611A CN102073349A (en) 2011-01-27 2011-01-27 Method for saving peripheral circuits of mainboard of server

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN2011100301611A CN102073349A (en) 2011-01-27 2011-01-27 Method for saving peripheral circuits of mainboard of server

Publications (1)

Publication Number Publication Date
CN102073349A true CN102073349A (en) 2011-05-25

Family

ID=44031916

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2011100301611A Pending CN102073349A (en) 2011-01-27 2011-01-27 Method for saving peripheral circuits of mainboard of server

Country Status (1)

Country Link
CN (1) CN102073349A (en)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103064477A (en) * 2013-01-25 2013-04-24 浪潮电子信息产业股份有限公司 Method for designing server motherboard
CN103631327A (en) * 2012-08-22 2014-03-12 成都爱斯顿测控技术有限公司 Main control panel small in size and easy to connect
CN104461805A (en) * 2014-12-29 2015-03-25 浪潮电子信息产业股份有限公司 CPLD-based system state detecting method, CPLD and server mainboard
CN105468557A (en) * 2015-11-20 2016-04-06 浪潮电子信息产业股份有限公司 Isolation method for avoiding interference to SMBUSes (System Management Bus)
CN105786421A (en) * 2014-12-25 2016-07-20 中兴通讯股份有限公司 Server display method and device
CN106708686A (en) * 2017-03-07 2017-05-24 济南浪潮高新科技投资发展有限公司 Mainboard power supply debugging and maintenance method for multichannel server

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101419485A (en) * 2008-11-24 2009-04-29 电子科技大学 Function-variable portable computer mainboard

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101419485A (en) * 2008-11-24 2009-04-29 电子科技大学 Function-variable portable computer mainboard

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103631327A (en) * 2012-08-22 2014-03-12 成都爱斯顿测控技术有限公司 Main control panel small in size and easy to connect
CN103631327B (en) * 2012-08-22 2016-11-23 成都爱斯顿测控技术有限公司 Volume is little and the master control borad of easy connection
CN103064477A (en) * 2013-01-25 2013-04-24 浪潮电子信息产业股份有限公司 Method for designing server motherboard
CN103064477B (en) * 2013-01-25 2017-05-10 浪潮电子信息产业股份有限公司 Method for designing server motherboard
CN105786421A (en) * 2014-12-25 2016-07-20 中兴通讯股份有限公司 Server display method and device
CN105786421B (en) * 2014-12-25 2020-11-03 中兴通讯股份有限公司 Server display method and device
CN104461805A (en) * 2014-12-29 2015-03-25 浪潮电子信息产业股份有限公司 CPLD-based system state detecting method, CPLD and server mainboard
CN105468557A (en) * 2015-11-20 2016-04-06 浪潮电子信息产业股份有限公司 Isolation method for avoiding interference to SMBUSes (System Management Bus)
CN105468557B (en) * 2015-11-20 2018-09-04 浪潮电子信息产业股份有限公司 A kind of partition method for avoiding SMBUS from being disturbed
CN106708686A (en) * 2017-03-07 2017-05-24 济南浪潮高新科技投资发展有限公司 Mainboard power supply debugging and maintenance method for multichannel server

Similar Documents

Publication Publication Date Title
CN102073349A (en) Method for saving peripheral circuits of mainboard of server
CN101126952B (en) Remote monitor module for power initialization of computer system
CN104050061B (en) A kind of Based PC Ie bus many master control board redundancies standby system
CN104239187A (en) Hard disk state indicating device
US9342393B2 (en) Early fabric error forwarding
US7378977B2 (en) Current overload detecting system and method
CN104899109A (en) Operating system based CPU temperature obtaining system
CN104794033A (en) CPU low-frequency fault positioning method and device based on BMC
US20110119424A1 (en) Server management system
KR20110023836A (en) Computer including a carrier board and methods of assembly
CN109408339A (en) A kind of CPLD/FPGA register control method and system
CN108920317A (en) A kind of method and apparatus of diagnostic module external-connection displayer part and the multiplexing of PORT80 display device
CN103838656A (en) Computer system and method for operating computer system
KR101686696B1 (en) Method for testing signal and module activites in a timer module and timer module
CN201562271U (en) Computer system
CN111949457A (en) Server fault chip detection method and device
US7350089B2 (en) System for memory hot swap
CN102996482B (en) A kind of multi-fan condition detection method and device
CN102207536A (en) Signal detection device for circuit board
CN103543682A (en) Method and device for identifying input state by common IO port
CN201489526U (en) Adapter card, computer device and single computer mainboard
CN201196776Y (en) Single plate and system with clock backup
CN210245073U (en) SAS/SATA hard disk backboard
CN101281398B (en) Method and system for monitoring rotary speed signal of multiple fans
US9959235B2 (en) Input/output switching method, electronic device, and system for a server

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C02 Deemed withdrawal of patent application after publication (patent law 2001)
WD01 Invention patent application deemed withdrawn after publication

Application publication date: 20110525