CN102053684A - Resetting management system and method for processing resetting signal thereof - Google Patents
Resetting management system and method for processing resetting signal thereof Download PDFInfo
- Publication number
- CN102053684A CN102053684A CN2009101102603A CN200910110260A CN102053684A CN 102053684 A CN102053684 A CN 102053684A CN 2009101102603 A CN2009101102603 A CN 2009101102603A CN 200910110260 A CN200910110260 A CN 200910110260A CN 102053684 A CN102053684 A CN 102053684A
- Authority
- CN
- China
- Prior art keywords
- reset signal
- dog
- generation module
- signal
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Abstract
The invention is applied to the technical field of control and provides a resetting management system and a method for processing a resetting signal thereof. The system comprises a resetting signal generating module and a programmable control module, wherein the resetting signal generating module is used for receiving a resetting signal triggering and generating instruction and generating and outputting a resetting signal; the programmable control module is connected with the resetting signal generating module and is used for performing time delay and logical treatment of the resetting signal output by the resetting signal generating module and outputting the resetting signal subjected to logic treatment to an integrated circuit and a central processing unit (CPU), and at the same time, receiving a dog feeding selection signal output by the CPU and a CUP dog feeding clock signal and outputting the dog feeding signal and the CPU dog feeding signal to the resetting signal generating module, and thus, the time delay and logic treatment is performed in the programmable control module; and under the condition that the system is upgraded, the programmable control module monitors the resetting system with high reliability.
Description
Technical field
The invention belongs to the control technology field, relate in particular to a kind of disposal route of reset management system and reset signal thereof.
Background technology
The effect of resetting system is exactly to produce reset signal initializes hardware, and the reset signal of output moment saltus step was carried out reset initialization to each hardware on the integrated circuit board after resetting system received and triggers.
A resetting system mainly comprises reset key, reset signal generation module, delay circuit, logic processing circuit, and its system constitutes as shown in Figure 1.Reset key is serially connected on the reset signal generation module, reset signal generation module serial connection delay circuit, delay circuit serial connection logic processing circuit, integrated circuit or CPU that the logical circuit serial connection need reset, can increase delay circuit and logic processing circuit according to actual conditions, be reached for the function that a plurality of integrated circuit reset.
CPU is connected in series with the reset signal generation module, and it provides feeding-dog signal for the reset signal generation module; Reset key mainly is used in hand-reset; The reset signal generation module is mainly used in and produces reset signal when powering on, can make up with reset key and carry out hand-reset, select for use reset chip or special circuit can realize watchdog function, promptly be that CPU work is undesired, in the time of can't providing satisfactory house dog clock for the reset signal generation module, the reset signal generation module will be exported reset signal, CPU and other module be resetted, to reach the purpose of automatic recovery.Delay circuit considers that mainly the signal that resets arrives the time possibility difference of integrated circuit, may produce situation about not resetting simultaneously, need just can make system's operate as normal according to certain sequential to resetting of each module in the system that has, delay circuit commonly used now mostly is the RC circuit.Logic processing circuit is mainly handled the reset signal that produces, because the reset signal that each chip needs may be different, exists high level to reset and situation that low level resets, and mainly the device that uses is gate device and triode.Logic processing circuit and delay circuit do not have the restriction on the order, and reset signal earlier can through that module.
But existing resetting system has used a large amount of devices, takies a large amount of board spaces, and brings the decline of reliability; The RC delay circuit is subjected to such environmental effects big, and delay time changes easily, can't satisfy the strict occasion of reset timing; Existing complicated resetting system possibly can't be exported satisfactory house dog clock when operations such as startup or upgrading, existing in the case resetting system can not be handled flexibly, makes these operations normally to finish.
Summary of the invention
The purpose of the embodiment of the invention is to provide a kind of management system that resets, be intended to solve the resetting system device use many, use dumb, to the unusual problem of strictness, poor reliability of the time requirement of operations such as system start-up or upgrading.
The embodiment of the invention is achieved in that a kind of management system that resets, and described system comprises:
The reset signal generation module is used to receive reset signal and triggers the generation instruction, produces also output reset signal; And
Programmable control module is connected with described reset signal generation module, be used for to the reset signal of described reset signal generation module output delay time, logical process, and will delay time, the reset signal after the logical process outputs to integrated circuit and CPU; Simultaneously, the dog that feeds that receives CPU output selects signal and CPU to feed the dog clock signal, and exports described feeding-dog signal or CPU feeding-dog signal to described reset signal generation module.
Another purpose of the embodiment of the invention is to provide a kind of disposal route of the reset signal based on the management system that resets, and described method comprises the steps:
After receiving reset signal triggering generation instruction, the reset signal generation module produces also output reset signal;
When programmable control module received the reset signal of described reset signal generation module output, the temporary transient control of described programmable control module was to described reset signal generation module output feeding-dog signal;
When first hello the dog that receives CPU output was selected signal, described programmable control module control was fed the pairing feeding-dog signal of dog clock to described reset signal generation module output CPU;
When second hello the dog that receives CPU output was selected signal, described programmable control module control was once more to described reset signal generation module output feeding-dog signal.
In embodiments of the present invention, the management system that resets comprises: the reset signal generation module, and be used to receive reset signal and trigger the generation instruction, produce also output reset signal; Programmable control module is connected with described reset signal generation module, be used for to the reset signal of described reset signal generation module output delay time, logical process, and will delay time, the reset signal after the logical process outputs to integrated circuit and CPU; Simultaneously, the dog that feeds that receives CPU output selects signal and CPU to feed the dog clock signal, and export described feeding-dog signal or CPU feeding-dog signal to described reset signal generation module, be implemented in and do delay process, logical process in the programmable control module, and under the situation of system upgrade, programmable control module can be supervised resetting system, the reliability height.
Description of drawings
Fig. 1 is the structured flowchart of the resetting system that provides of prior art;
Fig. 2 is the structured flowchart of the management system that resets that provides of the embodiment of the invention;
Fig. 3 is the realization flow figure of the disposal route of reset signal in the management system that resets that provides of the embodiment of the invention.
Embodiment
In order to make purpose of the present invention, technical scheme and advantage clearer,, the present invention is further elaborated below in conjunction with drawings and Examples.Should be appreciated that specific embodiment described herein only in order to explanation the present invention, and be not used in qualification the present invention.
In embodiments of the present invention, the management system that resets comprises: the reset signal generation module, and be used to receive reset signal and trigger the generation instruction, produce also output reset signal; Programmable control module is connected with described reset signal generation module, be used for to the reset signal of described reset signal generation module output delay time, logical process, and will delay time, the reset signal after the logical process outputs to integrated circuit and CPU; Simultaneously, the dog that feeds that receives CPU output selects signal and CPU to feed the dog clock signal, and exports described feeding-dog signal or CPU feeding-dog signal to described reset signal generation module.
Fig. 2 shows the structured flowchart of the management system that resets that the embodiment of the invention provides, and for convenience of explanation, has only provided the part relevant with the embodiment of the invention among the figure.
The management system that resets comprise reset signal generation module and programmable control module and, wherein:
The reset signal that receives the reset signal generation module triggers and generates instruction, produces and the output reset signal; Programmable control module is connected with described reset signal generation module, to the reset signal of described reset signal generation module output delay time, logical process, and will delay time, the reset signal after the logical process outputs to integrated circuit and CPU; Simultaneously, the dog that feeds that receives CPU output selects signal and CPU to feed the dog clock signal, and exports described feeding-dog signal or CPU feeding-dog signal to described reset signal generation module.
In embodiments of the present invention, the management system that resets also comprises a reset key, and this reset key is connected with the reset signal generation module, generates and output reset signal triggering generation instruction.
In embodiments of the present invention, it is that the push by reset key, described reset signal generation module are not received when feeding-dog signal and system power in the default time and generated that reset signal trigger to generate instruction, that is: when the reset signal generation module received the push of reset key, the reset signal generation module was exported reset signal; When the reset signal generation module is not received the feeding-dog signal of being exported by programmable control module in the default time, reset signal generation module output reset signal; Reset during the management system electrifying startup reset signal generation module output reset signal when whole.
In embodiments of the present invention, the management system that resets also comprises a clock generation module, is used for clocking, for the described management system that resets provides reference clock, wherein, this clock generating module is built in or is placed on described programmable control module, this not in order to the restriction the present invention.
In embodiments of the present invention, above-mentioned programmable control module can be single-chip microcomputer, field programmable gate array (Field-Programmable Gate Array, FPGA) and comparatively complicated programmable logic device (PLD) (Complex Programable Logic Device, CPLD), this not in order to the restriction the present invention.
In embodiments of the present invention, feeding-dog signal comprises two kinds of situations, a kind of is the feeding-dog signal that programmable control module self outputs to the reset signal generation module, for example when the above-mentioned management system that resets powers on, programmable control module temporarily provides feeding-dog signal to the reset signal generation module, wherein, the reference clock of this feeding-dog signal can be that the above-mentioned clock reference module that is built in or is placed on described programmable control module provides; Another kind is the CPU feeding-dog signal, for example, when programmable control module receives hello the dog selection signal of variation, the above-mentioned management system that resets is in CPU and feeds the dog state, feed hello the dog clock of dog output signal output, the feeding-dog signal that can the programming Control module outputs to the reset signal generation module is the CPU feeding-dog signal, only be one embodiment of the present of invention at this, at this not in order to limit the present invention.
In embodiments of the present invention, the above-mentioned management system that resets can have 4 kinds of states, and promptly hello the dog state of idle state, programmable control module, CPU feed dog state and die state, and wherein, the idle state is the state of CPU bootstrap loader.
Fig. 3 shows the realization flow figure of the disposal route of reset signal in the management system that resets that the embodiment of the invention provides, and its detailed step is as described below:
In step S201, receive after reset signal trigger to generate instruction, the reset signal generation module produces also output reset signal.
In embodiments of the present invention, it is that the push by reset key, described reset signal generation module are not received when feeding-dog signal and system power in the default time and generated that reset signal trigger to generate instruction, that is: when the reset signal generation module received the push of reset key, the reset signal generation module was exported reset signal; When the reset signal generation module is not received the feeding-dog signal of being exported by programmable control module in the default time, reset signal generation module output reset signal; Reset during the management system electrifying startup reset signal generation module output reset signal when whole.
In step S202, when programmable control module received the reset signal of described reset signal generation module output, the temporary transient control of programmable control module was to reset signal generation module output feeding-dog signal.
In embodiments of the present invention, when programmable control module receives reset signal when entering the idle state, the feeding-dog signal that programmable control module temporarily provides for the reset signal generation module, wherein, the reference clock of this feeding-dog signal can be that the above-mentioned clock reference module that is built in or is placed on described programmable control module provides.
In step S203, when first hello the dog that receives CPU output was selected signal, programmable control module control was fed the pairing feeding-dog signal of dog clock to reset signal generation module output CPU.
In embodiments of the present invention, it is to be used for the indication reset management system temporarily to provide hello dog state to enter CPU hello dog state by programmable control module that above-mentioned first hello the dog is selected signal, since then, in the management system that resets, the feeding-dog signal that programmable control module is exported to the reset signal generation module is the CPU feeding-dog signal, and what promptly export is that CPU feeds the dog clock.
In step S204, when second hello the dog that receives CPU output was selected signal, programmable control module control was once more to reset signal generation module output feeding-dog signal.
In embodiments of the present invention, above-mentioned second feeds dog, and to select signal be first feeding dog and select the signal in above-mentioned steps S203, this second feeding-dog signal is to be used for indication reset management system CPU to feed the dog state and enter by programmable control module the dog state of feeding temporarily is provided, at this moment, the feeding-dog signal of output is the clock that the above-mentioned clock reference module that is built in or is placed on described programmable control module provides.
In embodiments of the present invention, the above-mentioned management system that resets can have 4 kinds of states, and promptly hello the dog state of idle state, programmable control module, CPU feed dog state and die state, and wherein, the idle state is the state of CPU bootstrap loader.
In embodiments of the present invention, the disposal route of above-mentioned reset signal also comprises judging whether programmable control module control surpasses default first step of feeding the dog time to the time of described reset signal generation module output feeding-dog signal, and it is specially:
In the management system that originally resets, programmable control module provides the time of feeding-dog signal can not surpass first default hello the dog time, this first hello dog time can be set with system, for example can be set to 5 minutes, when programmable control module provides feeding-dog signal to surpass 5 minutes for the reset signal generation module, can assert that then CPU is in the state of malfunction, the then whole management system that resets provides the feeding-dog signal state to enter the die state by programmable control module, what programmable control module was exported to the reset signal generation module is the level of fixing, when the fixed level of output surpasses the default time, system's reboot operation is carried out in programmable control module control, wherein, should set default time, can be set to 1 second according to the reset signal generation module, at this not in order to restriction the present invention.
In embodiments of the present invention, above-mentioned first feeds dog selects signal and second to feed dog to select signal to represent its concrete implication with 1 or 0, simple and feasible when concrete program realizes, at this not in order to restriction the present invention.
In embodiments of the present invention, the management system that resets comprises: the reset signal generation module, and be used to receive reset signal and trigger the generation instruction, produce also output reset signal; Programmable control module is connected with described reset signal generation module, be used for to the reset signal of described reset signal generation module output delay time, logical process, and will delay time, the reset signal after the logical process outputs to integrated circuit and CPU; Simultaneously, the dog that feeds that receives CPU output selects signal and CPU to feed the dog clock signal, and export described feeding-dog signal or CPU feeding-dog signal to described reset signal generation module, be implemented in and do delay process, logical process in the programmable control module, and under the situation of system upgrade, programmable control module can be supervised resetting system, the reliability height.
The above only is preferred embodiment of the present invention, not in order to restriction the present invention, all any modifications of being done within the spirit and principles in the present invention, is equal to and replaces and improvement etc., all should be included within protection scope of the present invention.
Claims (8)
1. the management system that resets is characterized in that, described system comprises:
The reset signal generation module is used to receive reset signal and triggers the generation instruction, produces also output reset signal; And
Programmable control module is connected with described reset signal generation module, be used for to the reset signal of described reset signal generation module output delay time, logical process, and will delay time, the reset signal after the logical process outputs to integrated circuit and CPU; Simultaneously, the dog that feeds that receives CPU output selects signal and CPU to feed the dog clock signal, and exports described feeding-dog signal or CPU feeding-dog signal to described reset signal generation module.
2. the management system that resets as claimed in claim 1 is characterized in that, described system also comprises:
Reset key is connected with described reset signal generation module, is used for generating and output reset signal triggering generation instruction.
3. the management system that resets as claimed in claim 2 is characterized in that, described reset signal triggers and generates instruction is that the push by reset key, described reset signal generation module are not received when feeding-dog signal and system power in the default time and generated.
4. the management system that resets as claimed in claim 1 is characterized in that, described system also comprises a clock generation module, and described clock generating module is built in or is placed on described programmable control module, is used for clocking.
5. the disposal route based on the reset signal of the described management system that resets of claim 1 is characterized in that described method comprises the steps:
After receiving reset signal triggering generation instruction, the reset signal generation module produces also output reset signal;
When programmable control module received the reset signal of described reset signal generation module output, the temporary transient control of described programmable control module was to described reset signal generation module output feeding-dog signal;
When first hello the dog that receives CPU output was selected signal, described programmable control module control was fed the pairing feeding-dog signal of dog clock to described reset signal generation module output CPU;
When second hello the dog that receives CPU output was selected signal, described programmable control module control was once more to described reset signal generation module output feeding-dog signal.
6. method as claimed in claim 5 is characterized in that described method also comprises the steps:
Judge whether programmable control module control surpasses first default hello the dog time to the time of described reset signal generation module output feeding-dog signal;
Surpass first default hello the dog time, the then fixing level of control output as if programmable control module control to the time of described reset signal generation module output feeding-dog signal.
7. method as claimed in claim 5 is characterized in that described method also comprises the steps:
When the time of the fixing level of output surpassed the default time, control system was carried out reboot operation.
8. method as claimed in claim 5 is characterized in that, described system also comprises: reset key, be connected with described reset signal generation module, and be used for generating and output reset signal triggering generation instruction; Described reset signal triggers and generates instruction is that the push by reset key, described reset signal generation module are not received when feeding-dog signal and system power in the default time and generated.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2009101102603A CN102053684A (en) | 2009-10-28 | 2009-10-28 | Resetting management system and method for processing resetting signal thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2009101102603A CN102053684A (en) | 2009-10-28 | 2009-10-28 | Resetting management system and method for processing resetting signal thereof |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN102053684A true CN102053684A (en) | 2011-05-11 |
Family
ID=43958084
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2009101102603A Pending CN102053684A (en) | 2009-10-28 | 2009-10-28 | Resetting management system and method for processing resetting signal thereof |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102053684A (en) |
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103105915A (en) * | 2013-02-18 | 2013-05-15 | 广东欧珀移动通信有限公司 | Intelligent terminal reset method and intelligent terminal reset system |
| CN103149996A (en) * | 2012-05-17 | 2013-06-12 | 江苏中科梦兰电子科技有限公司 | System and method for starting up, closing down and resetting hardware of mainboard |
| CN105046939A (en) * | 2015-07-14 | 2015-11-11 | 深圳市高为通信技术有限公司 | Method and system for restoring factory settings to prevent error operation |
| CN107704067A (en) * | 2017-08-30 | 2018-02-16 | 全球能源互联网研究院有限公司 | A kind of SoC chip repositioning method and reset system |
| CN108073260A (en) * | 2017-04-07 | 2018-05-25 | 丁贤根 | A kind of method and system for overcharging reset |
| CN114169273A (en) * | 2022-02-11 | 2022-03-11 | 苏州浪潮智能科技有限公司 | Chip mode setting circuit and method |
-
2009
- 2009-10-28 CN CN2009101102603A patent/CN102053684A/en active Pending
Cited By (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103149996A (en) * | 2012-05-17 | 2013-06-12 | 江苏中科梦兰电子科技有限公司 | System and method for starting up, closing down and resetting hardware of mainboard |
| CN103105915A (en) * | 2013-02-18 | 2013-05-15 | 广东欧珀移动通信有限公司 | Intelligent terminal reset method and intelligent terminal reset system |
| CN103105915B (en) * | 2013-02-18 | 2016-02-03 | 广东欧珀移动通信有限公司 | A kind of repositioning method of intelligent terminal and system |
| CN105046939A (en) * | 2015-07-14 | 2015-11-11 | 深圳市高为通信技术有限公司 | Method and system for restoring factory settings to prevent error operation |
| CN108073260A (en) * | 2017-04-07 | 2018-05-25 | 丁贤根 | A kind of method and system for overcharging reset |
| CN108073260B (en) * | 2017-04-07 | 2021-04-06 | 丁贤根 | Overcharge resetting method and system |
| CN107704067A (en) * | 2017-08-30 | 2018-02-16 | 全球能源互联网研究院有限公司 | A kind of SoC chip repositioning method and reset system |
| CN107704067B (en) * | 2017-08-30 | 2020-05-15 | 全球能源互联网研究院有限公司 | SoC chip resetting method and resetting system |
| CN114169273A (en) * | 2022-02-11 | 2022-03-11 | 苏州浪潮智能科技有限公司 | Chip mode setting circuit and method |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102053684A (en) | Resetting management system and method for processing resetting signal thereof | |
| CN101369237B (en) | Watchdog reset circuit and reset method | |
| CN101604244B (en) | Device and method for realizing that FPGA can be used when being electrified and remote upgrade of FPGA | |
| CN101399862B (en) | Switch circuit for mobile phone and mobile phone construction based thereon | |
| CN101208645A (en) | Circuit and method for monitoring the integrity of a power supply | |
| CN112463243B (en) | Online cascade loading firmware system based on boundary scanning and method thereof | |
| CN101286738A (en) | Method, device and system for loading logic files based on equipment information | |
| CN103870292A (en) | FPGA automatic logic loading device and method | |
| CN109032318B (en) | Power supply monitoring system and storage server system | |
| CN108628792B (en) | Communication interface current leakage prevention system and method | |
| JP2013089060A (en) | Device and method for controlling startup sequence, and power supply system | |
| CN101441574B (en) | Multiple-FPGA logical loading method in embedded system | |
| CN100354832C (en) | Watch-dog Circuit | |
| CN102033767B (en) | A kind of method of veneer and veneer online upgrading | |
| CN203117884U (en) | Embedded system for multi-module sequential control | |
| CN102508536A (en) | One-button startup and shutdown circuit in embedded system and control method thereof | |
| CN104331341B (en) | A kind of fault recovery method based on FPGA | |
| CN111143131B (en) | System for backup hot start of operating system | |
| CN111914497A (en) | DSP core module fault recovery method | |
| CN101685673B (en) | Distributed burning system | |
| CN100367147C (en) | Method and device for setting working clock by detecting state of BIOS | |
| CN101872233B (en) | Automatic on-off schedule control method and system thereof | |
| CN104834535A (en) | SOC (System On Chip) chip system and power on method thereof | |
| CN102193609B (en) | Setting method for power supply locking and electronic device thereof | |
| US10599197B2 (en) | Configuration of default voltage level for dual-voltage input/output pad cell via voltage rail ramp up timing |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20110511 |