CN101861569B - 高集成度和高可用性计算机处理模块 - Google Patents

高集成度和高可用性计算机处理模块 Download PDF

Info

Publication number
CN101861569B
CN101861569B CN200880109465.3A CN200880109465A CN101861569B CN 101861569 B CN101861569 B CN 101861569B CN 200880109465 A CN200880109465 A CN 200880109465A CN 101861569 B CN101861569 B CN 101861569B
Authority
CN
China
Prior art keywords
channel
treatment channel
data
high integration
module
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN200880109465.3A
Other languages
English (en)
Chinese (zh)
Other versions
CN101861569A (zh
Inventor
J·R·普勒伊特
G·R·赛克斯
T·D·斯库特
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
GE Aviation Systems LLC
Original Assignee
GE Aviation Systems LLC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by GE Aviation Systems LLC filed Critical GE Aviation Systems LLC
Publication of CN101861569A publication Critical patent/CN101861569A/zh
Application granted granted Critical
Publication of CN101861569B publication Critical patent/CN101861569B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16Error detection or correction of the data by redundancy in hardware
    • G06F11/1675Temporal synchronisation or re-synchronisation of redundant processing components
    • G06F11/1687Temporal synchronisation or re-synchronisation of redundant processing components at event level, e.g. by interrupt or result of polling
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/14Time supervision arrangements, e.g. real time clock
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16Error detection or correction of the data by redundancy in hardware
    • G06F11/1675Temporal synchronisation or re-synchronisation of redundant processing components
    • G06F11/1683Temporal synchronisation or re-synchronisation of redundant processing components at instruction level
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2201/00Indexing scheme relating to error detection, to error correction, and to monitoring
    • G06F2201/845Systems in which the redundancy can be transformed in increased performance

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Quality & Reliability (AREA)
  • Hardware Redundancy (AREA)
CN200880109465.3A 2007-07-24 2008-07-24 高集成度和高可用性计算机处理模块 Active CN101861569B (zh)

Applications Claiming Priority (7)

Application Number Priority Date Filing Date Title
US93504407P 2007-07-24 2007-07-24
US60/935044 2007-07-24
US60/935,044 2007-07-24
US13871708A 2008-06-13 2008-06-13
US12/138717 2008-06-13
US12/138,717 2008-06-13
PCT/US2008/071023 WO2009015276A2 (en) 2007-07-24 2008-07-24 High integrity and high availability computer processing module

Publications (2)

Publication Number Publication Date
CN101861569A CN101861569A (zh) 2010-10-13
CN101861569B true CN101861569B (zh) 2014-03-19

Family

ID=40149643

Family Applications (1)

Application Number Title Priority Date Filing Date
CN200880109465.3A Active CN101861569B (zh) 2007-07-24 2008-07-24 高集成度和高可用性计算机处理模块

Country Status (6)

Country Link
EP (1) EP2174221A2 (enExample)
JP (1) JP5436422B2 (enExample)
CN (1) CN101861569B (enExample)
BR (1) BRPI0813077B8 (enExample)
CA (1) CA2694198C (enExample)
WO (1) WO2009015276A2 (enExample)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102011078630A1 (de) * 2011-07-05 2013-01-10 Robert Bosch Gmbh Verfahren zum Einrichten einer Anordnung technischer Einheiten
US8924780B2 (en) 2011-11-10 2014-12-30 Ge Aviation Systems Llc Method of providing high integrity processing
CN104699550B (zh) * 2014-12-05 2017-09-12 中国航空工业集团公司第六三一研究所 一种基于lockstep架构的错误恢复方法
KR20170130346A (ko) * 2015-03-20 2017-11-28 르네사스 일렉트로닉스 가부시키가이샤 데이터 처리 장치
US10599513B2 (en) * 2017-11-21 2020-03-24 The Boeing Company Message synchronization system
US10802932B2 (en) 2017-12-04 2020-10-13 Nxp Usa, Inc. Data processing system having lockstep operation

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5226152A (en) * 1990-12-07 1993-07-06 Motorola, Inc. Functional lockstep arrangement for redundant processors
US6615366B1 (en) * 1999-12-21 2003-09-02 Intel Corporation Microprocessor with dual execution core operable in high reliability mode
WO2006045786A1 (de) * 2004-10-25 2006-05-04 Robert Bosch Gmbh Verfahren und vorrichtung zur modusumschaltung und zum signalergleich bei einem rechnersystem mit wenigstens zwei verarbeitungseinheiten
CN1834678A (zh) * 2005-03-17 2006-09-20 上海华虹集成电路有限责任公司 非接触式应用芯片的多通道测试仪
GB2425380A (en) * 2005-04-19 2006-10-25 Hewlett Packard Development Co Trading off reliability and performance in a multiprocessor system

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CA2003338A1 (en) * 1987-11-09 1990-06-09 Richard W. Cutts, Jr. Synchronization of fault-tolerant computer system having multiple processors
JP3123844B2 (ja) * 1992-12-18 2001-01-15 日本電気通信システム株式会社 二重化装置
US6247143B1 (en) * 1998-06-30 2001-06-12 Sun Microsystems, Inc. I/O handling for a multiprocessor computer system
EP1398700A1 (de) * 2002-09-12 2004-03-17 Siemens Aktiengesellschaft Verfahren und Schaltungsanordnung zur Synchronisation redundanter Verarbeitungseinheiten
US7290169B2 (en) * 2004-04-06 2007-10-30 Hewlett-Packard Development Company, L.P. Core-level processor lockstepping

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5226152A (en) * 1990-12-07 1993-07-06 Motorola, Inc. Functional lockstep arrangement for redundant processors
US6615366B1 (en) * 1999-12-21 2003-09-02 Intel Corporation Microprocessor with dual execution core operable in high reliability mode
WO2006045786A1 (de) * 2004-10-25 2006-05-04 Robert Bosch Gmbh Verfahren und vorrichtung zur modusumschaltung und zum signalergleich bei einem rechnersystem mit wenigstens zwei verarbeitungseinheiten
CN1834678A (zh) * 2005-03-17 2006-09-20 上海华虹集成电路有限责任公司 非接触式应用芯片的多通道测试仪
GB2425380A (en) * 2005-04-19 2006-10-25 Hewlett Packard Development Co Trading off reliability and performance in a multiprocessor system

Also Published As

Publication number Publication date
WO2009015276A2 (en) 2009-01-29
BRPI0813077B1 (pt) 2020-01-28
CN101861569A (zh) 2010-10-13
CA2694198C (en) 2017-08-08
BRPI0813077A2 (pt) 2017-06-20
WO2009015276A3 (en) 2009-07-23
EP2174221A2 (en) 2010-04-14
JP2010534888A (ja) 2010-11-11
JP5436422B2 (ja) 2014-03-05
BRPI0813077B8 (pt) 2020-02-27
CA2694198A1 (en) 2009-01-29

Similar Documents

Publication Publication Date Title
US7987385B2 (en) Method for high integrity and high availability computer processing
US7107484B2 (en) Fault-tolerant computer system, re-synchronization method thereof and re-synchronization program thereof
CA2434494C (en) Fault-tolerant computer system, re-synchronization method thereof and re-synchronization program thereof
US9823983B2 (en) Electronic fault detection unit
KR101835458B1 (ko) 데이터 처리 시스템의 재기동 방법, 시스템 및 컴퓨터 판독가능 저장 매체
JP6556110B2 (ja) プロセスの再開
Scales et al. The design of a practical system for fault-tolerant virtual machines
CA2675645C (en) Facilitating synchronization of servers in a coordinated timing network
CN101861569B (zh) 高集成度和高可用性计算机处理模块
US8205201B2 (en) Process for maintaining execution synchronization between several asynchronous processors working in parallel and in a redundant manner
US20150154081A1 (en) Efficient incremental checkpointing of virtual devices
US20110173488A1 (en) Non-volatile memory for checkpoint storage
JP2001523855A (ja) 故障回復/耐故障計算機
CN107451019B (zh) 处理器核心中的自测试
CN107077373B (zh) 在计算机处理器核心上执行多个线程的方法和系统
US10445169B2 (en) Temporal relationship extension of state machine observer
CN100507833C (zh) 使用户程序的复制拷贝的执行点对齐的方法和系统
JP2018092571A (ja) 電子装置、再起動方法およびプログラム
US10769038B2 (en) Counter circuitry and methods including a master counter providing initialization data and fault detection data and wherein a threshold count difference of a fault detection count is dependent upon the fault detection data
CN108052420B (zh) 基于Zynq-7000的双核ARM处理器抗单粒子翻转防护方法
Scales et al. The design and evaluation of a practical system for fault-tolerant virtual machines
CN114237954B (zh) 非对称多核amp分时循环工作方法
CN119493663A (zh) 一种双cpu同步系统及方法、cpu执行中断服务的方法
JPH1027110A (ja) 複数台のコンピュータによるコンピュータシステム
CN116414766A (zh) 一种异构系统核间时间的同步方法、异构系统和移动终端

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant