CN101770531A - Method for improving circuit emulation run speed - Google Patents
Method for improving circuit emulation run speed Download PDFInfo
- Publication number
- CN101770531A CN101770531A CN200810241097A CN200810241097A CN101770531A CN 101770531 A CN101770531 A CN 101770531A CN 200810241097 A CN200810241097 A CN 200810241097A CN 200810241097 A CN200810241097 A CN 200810241097A CN 101770531 A CN101770531 A CN 101770531A
- Authority
- CN
- China
- Prior art keywords
- newton iteration
- newton
- interval
- iteration
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Landscapes
- Management, Administration, Business Operations System, And Electronic Commerce (AREA)
Abstract
The invention belongs to the integrated circuit CAD field. Newton iteration is a basic method for all circuit emulators to solve a system of nonlinear equations. In view of efficiency, various variables of Newton iteration are widely applied in reality, such as modified Newton iteration and damping Newton iteration, and to improve the efficiency of Newton iteration is also one of the key factors in emulator acceleration. Aiming at the step of computing Newton direction in the Newton iteration process, the invention provides a novel method for confirming intervals of LU decomposition times, improving the speed of computing Newton direction and optimizing the efficiency of computing Newton direction and Newton iteration.
Description
Technical field
The invention belongs to the integrated circuit CAD field.
Background technology
Circuit emulator is an important tool of circuit design front end, and its major function is before physical Design circuit to be carried out emulation, the checking mentality of designing.Its principle of work is to find the solution the equation of describing various circuit on computers, obtains the unknown quantitys such as voltage, electric current of each position in the middle of the circuit, in process of simulation, unavoidably will find the solution Nonlinear System of Equations.Newton iteration is a common method of finding the solution Nonlinear System of Equations, and each step iteration need be found the solution a system of linear equations with the method that LU decomposes, and when equation was on a grand scale, what LU decomposed will spend a large amount of time, has reduced the efficient of finding the solution.Therefore, people have created the modification of a lot of Newton iterations, such as revising Newton iteration, decline Newton iteration or the like, the minimizing that these methods have the number of times that decomposes of LU, the raising that has the convergence of Newton iteration, provide effective way for finding the solution Nonlinear System of Equations.
Summary of the invention
The present invention proposes a kind of LU that can optimize and decompose the Newton iteration method of number of times at interval, and provided its actual enforcement method.
Newton iteration is the effective ways of finding the solution Nonlinear System of Equations, and this method is carried out loop iteration according to following two steps, up to x
kSatisfy the condition of convergence:
(1) calculates F (x
k) and F ' (x
k), find the solution F ' (x
k) d
k=-F (x
k),
(2)x
k+1=x
k+d
k,k=k+1。
As can be seen, each step Newton iteration is all wanted computing function value F (x
k) and F ' (x
k), find the solution F ' (x then
k) d
k=-F (x
k), because to F ' (x
k) complexity of carrying out the LU decomposition method is that polynomial expression increases, and when circuit scale becomes big, can cause a step Newton iteration to take a long time.In order to improve iteration efficient, can determine a number of times M at interval in advance, after finishing a LU decomposition, no longer upgrade F ' (x in the later M step iteration
k), find the solution F ' (x and use existing LU to decompose
k) d
k=-F (x
k), can reduce like this and calculate d
kPrecision, but but reduced the number of times that LU decomposes, after interval M step iteration, upgrade F ' (x again
k), be LU again and decompose, Here it is revises the Newton iteration method.Because the number of times that LU decomposes has lacked, the efficient of Newton iteration is improved, and it circulates according to following steps:
A free-revving engine revising Newton iteration is to improve finds the solution speed, and the key that the speed of finding the solution improves is that number of times M at interval, table 1 are time of finding the solution and the relation of M:
Table 1 is found the solution the variation of time with M
????M | ????1 | ????2 | ????4 | ????5 | ????6 | ????8 | ????10 | ????12 |
Time | ????162.52 | ????103.97 | ????87.12 | ????88.27 | ????66.35 | ????66.62 | ????64.18 | ????65.22 |
As can be seen from Table 1, M not only can not improve the speed of finding the solution after being increased to a certain degree, and finds the solution speed and may reduce.Generally speaking, the interval number of times M that LU decomposes is selected before revising Newton iteration, and no longer changes along with the carrying out of Newton iteration later selected, does like this to be difficult to guarantee to realize that selected M can make the speed of finding the solution reach optimum.
Because the fixed intervals number of times can not make full use of the advantage of revising Newton iteration, therefore can consider to adopt the method for dynamic control interval number of times, make determined interval number of times M can improve the speed of finding the solution as far as possible.On the other hand, when circuit is done the time domain transient analysis, variation along with the time, circuit equation may change, at this time need to find the solution different Nonlinear System of Equations, and the interval number of times M that can optimize different equations is likely different, and therefore in making the process of transient analysis, M also should be along with the time changes.
For an interval number of times is the correction Newton iteration of M, and its definitions of efficiency is
Wherein W is the working time of finishing a Newton iteration, and this time mainly spends in two aspects, the one, calculate current iteration value x
kPairing functional value F (x
k) time t
f, the 2nd, find the solution F ' (x
k) d
k=-F (x
k) time t
s, the efficient of therefore revising Newton iteration is
After finishing a LU decomposition, make the M of e maximum to revise Newton iteration as the interval number of times.
Thus, the present invention proposes to determine to revise the Newton iteration method of number of times at interval, as shown in Figure 1, steps of the method are:
(1) gets initial value x
0, iteration interval M=1, iterations k=0;
(2) computing function value F (x
k) and F ' (x
k), preserve the time t that is spent
f
(3) if satisfy the condition of convergence, stop, otherwise carry out (4);
(4), carry out (5), otherwise carry out (7) if M is divided exactly k;
(5) find the solution F ' (x
k) d
k=-F (x
k), preserve the time t that is spent
s
(7) utilize existing LU decomposition computation d
k
(8) x
K+1=x
k+ d
x, k=k+1 carries out (2).
Description of drawings
Fig. 1 the present invention proposes the process flow diagram of the at interval inferior counting method of the positive Newton iteration of periodical repair really
Fig. 2 RTLINV circuit
Fig. 3 ECLGATE circuit
Fig. 4 RCA3040 circuit
Concrete implementation step
From input net table extraction circuit relation, employing is revised node analysis method (Modified Nodal Analysis) and is set up circuit equation, when each iteration provides equation, is extracted in x
kThe relation of the parameter of each device and input/output variable in the dot circuit, thus calculate current functional value F (x
k) and its residual error, to each node in the circuit, set up conservation equation, and utilize the approximate calculating F (x of finite difference method by annexation and electric current conservation (KCL)
k) to the partial derivative of each variable, set up BCR (Branch Constitutive Relation) equation, obtain F ' (x
k), preserve computing function value F (x simultaneously
k) and F ' (x
k) time t
f, judge according to residual error whether iteration restrains.
The present invention adopts direct method to guarantee numerical stability.If the current iteration number of times is the multiple of iteration interval number of times, matrix is carried out LU decompose, back substitution is found the solution then, and preserves and find the solution time t
s, need to calculate new best iteration interval number of times then; Otherwise directly utilize the back substitution of existing LU decomposition result to obtain separating of system of linear equations, need not upgrade number of times at interval this moment.Utilize separating of system of linear equations to upgrade location variable and obtain next Newton iteration point x
K+1
If the current iteration number of times is the multiple of interval number of times, before carrying out next iteration, should recomputate best iteration interval number of times.In the middle of actual computation, the value of M can not be too big, otherwise that the convergence of Newton iteration will become will be very poor, and the present invention seeks best M in 1~10 scope, according to the expression formula of iteration efficient
Calculate and make the M of e maximum get final product.
With RTLINV circuit (Fig. 2), ECLGATE circuit (Fig. 3), RCA3040 circuit (Fig. 4) are verified the validity of the method that provides as an example, and it the results are shown in Table 2.
The result of three test circuits of table 2 relatively
As can be seen from Table 2, new alternative manner has reduced significantly finds the solution the number of times that LU decomposes in the nonlinear equation process, can improve the travelling speed of circuit emulator.
Claims (2)
1. method that improves circuit emulation run speed, it is characterized in that determining that by circuit emulator the LU that revises Newton iteration decomposes number of times at interval, optimize the efficient of Newton iteration by the number of times that LU in the dynamic control Newton iteration process decomposes, thereby reach the purpose that improves circuit emulation run speed.
2. a kind of method that improves circuit emulation run speed according to claim 1 is characterized in that the certain number of times in every interval recomputates circuit matrix, carry out LU and decompose, and number of times is dynamically control at interval, determines that wherein the step of number of times is as follows at interval:
(1) gets initial value x
0, interval number of times M=1, iterations k=0;
(2) computing function value F (x
k) and F ' (x
k), preserve the time t that is spent
f
(3) if satisfy the condition of convergence, stop, otherwise carry out (4);
(4), carry out (5), otherwise carry out (7) if M is divided exactly k;
(5) find the solution F ' (x
k) d
k=-F (x
k), preserve the time t that is spent
s
(7) utilize existing LU decomposition computation d
k
(8) x
K+1=x
k+ d
k, k=k+1 carries out (2).
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN200810241097A CN101770531A (en) | 2008-12-30 | 2008-12-30 | Method for improving circuit emulation run speed |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN200810241097A CN101770531A (en) | 2008-12-30 | 2008-12-30 | Method for improving circuit emulation run speed |
Publications (1)
Publication Number | Publication Date |
---|---|
CN101770531A true CN101770531A (en) | 2010-07-07 |
Family
ID=42503388
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN200810241097A Pending CN101770531A (en) | 2008-12-30 | 2008-12-30 | Method for improving circuit emulation run speed |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN101770531A (en) |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102142052A (en) * | 2011-03-28 | 2011-08-03 | 清华大学 | Quick LU factorization method for circuit sparse matrix in circuit simulation |
CN106528494A (en) * | 2016-11-09 | 2017-03-22 | 烟台中飞海装科技有限公司 | Signal acquisition method used in field of industrial control |
CN112989738A (en) * | 2021-04-12 | 2021-06-18 | 北京华大九天科技股份有限公司 | Improved method for convergence judgment of Newton iteration in circuit simulation |
CN112989755A (en) * | 2021-04-20 | 2021-06-18 | 北京华大九天科技股份有限公司 | Method for carrying out integral back substitution solving and convergence judgment in integrated circuit analysis |
CN113032718A (en) * | 2021-03-29 | 2021-06-25 | 北京华大九天科技股份有限公司 | Method for solving Newton iterative algorithm dead loop in circuit simulation |
CN113032722A (en) * | 2021-03-29 | 2021-06-25 | 北京华大九天科技股份有限公司 | Method for reducing matrix decomposition in circuit simulation |
CN113255268A (en) * | 2021-05-21 | 2021-08-13 | 北京华大九天科技股份有限公司 | Method for detecting and repairing transient analysis non-convergence in circuit simulation |
CN113343328A (en) * | 2021-06-08 | 2021-09-03 | 中国空气动力研究与发展中心计算空气动力研究所 | Efficient closest point projection method based on improved Newton iteration |
-
2008
- 2008-12-30 CN CN200810241097A patent/CN101770531A/en active Pending
Cited By (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102142052B (en) * | 2011-03-28 | 2013-05-01 | 清华大学 | Quick LU factorization method for circuit sparse matrix in circuit simulation |
CN102142052A (en) * | 2011-03-28 | 2011-08-03 | 清华大学 | Quick LU factorization method for circuit sparse matrix in circuit simulation |
CN106528494A (en) * | 2016-11-09 | 2017-03-22 | 烟台中飞海装科技有限公司 | Signal acquisition method used in field of industrial control |
CN113032718B (en) * | 2021-03-29 | 2022-05-24 | 北京华大九天科技股份有限公司 | Method and device for solving Newton iteration algorithm dead loop in circuit simulation |
CN113032722B (en) * | 2021-03-29 | 2022-08-16 | 北京华大九天科技股份有限公司 | Method for reducing matrix decomposition in circuit simulation |
CN113032718A (en) * | 2021-03-29 | 2021-06-25 | 北京华大九天科技股份有限公司 | Method for solving Newton iterative algorithm dead loop in circuit simulation |
CN113032722A (en) * | 2021-03-29 | 2021-06-25 | 北京华大九天科技股份有限公司 | Method for reducing matrix decomposition in circuit simulation |
CN112989738A (en) * | 2021-04-12 | 2021-06-18 | 北京华大九天科技股份有限公司 | Improved method for convergence judgment of Newton iteration in circuit simulation |
CN112989738B (en) * | 2021-04-12 | 2022-08-23 | 北京华大九天科技股份有限公司 | Improved method for convergence judgment of Newton iteration in circuit simulation |
CN112989755B (en) * | 2021-04-20 | 2021-08-10 | 北京华大九天科技股份有限公司 | Method for carrying out integral back substitution solving and convergence judgment in integrated circuit analysis |
CN112989755A (en) * | 2021-04-20 | 2021-06-18 | 北京华大九天科技股份有限公司 | Method for carrying out integral back substitution solving and convergence judgment in integrated circuit analysis |
CN113255268A (en) * | 2021-05-21 | 2021-08-13 | 北京华大九天科技股份有限公司 | Method for detecting and repairing transient analysis non-convergence in circuit simulation |
CN113343328A (en) * | 2021-06-08 | 2021-09-03 | 中国空气动力研究与发展中心计算空气动力研究所 | Efficient closest point projection method based on improved Newton iteration |
CN113343328B (en) * | 2021-06-08 | 2022-11-29 | 中国空气动力研究与发展中心计算空气动力研究所 | Efficient closest point projection method based on improved Newton iteration |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN101770531A (en) | Method for improving circuit emulation run speed | |
Chen et al. | On the finite time blowup of the De Gregorio model for the 3D Euler equations | |
Haelterman et al. | Improving the performance of the partitioned QN-ILS procedure for fluid–structure interaction problems: Filtering | |
Legoll et al. | A micro-macro parareal algorithm: application to singularly perturbed ordinary differential equations | |
Lindner et al. | A comparison of various quasi-Newton schemes for partitioned fluid-structure interaction | |
US9898566B2 (en) | Method for automated assistance to design nonlinear analog circuit with transient solver | |
CN104239625A (en) | Corrective fluid motion equation linear iteration-based steady state solution method | |
CN104615808B (en) | A kind of test method and reference model device of hardware computation component to be tested | |
Iannazzo | A note on computing the matrix square root | |
CN102542079A (en) | Conversion method and device for device model data between circuit emulators | |
Hazra et al. | Simultaneous pseudo-timestepping for aerodynamic shape optimization problems with state constraints | |
Potsis et al. | Wind induced peak pressures on low-rise building roofs via dynamic terrain computational methodology | |
CN104572268A (en) | Efficient dynamic division method of software and hardware | |
CN104794101A (en) | Fractional order nonlinear system state estimating method | |
Faragó et al. | Additive and iterative operator splitting methods and their numerical investigation | |
CN113033128B (en) | Method for selecting initial value of Newton iteration in circuit simulation | |
Zhang et al. | An implicit algorithm for high-order DG/FV schemes for compressible flows on 2D arbitrary grids | |
Jiang et al. | On teaching finite element method in plasticity with Mathematica | |
CN101414314A (en) | Method for improving running speed of integrated circuit simulator | |
CN102508984B (en) | Method, equipment and system for simulation acceleration based on circuit fine tuning | |
Lu et al. | High order large eddy simulations for a transonic turbine blade using hybrid unstructured meshes | |
CN105512361A (en) | Substructure analysis method based on ANSYS software | |
Zhao et al. | Extended forward sensitivity analysis for uncertainty quantification | |
CN110096738A (en) | Modeling method and device based on sensitivity analysis | |
US7509243B2 (en) | Method of determining high-speed VLSI reduced-order interconnect by non-symmetric lanczos algorithm |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C12 | Rejection of a patent application after its publication | ||
RJ01 | Rejection of invention patent application after publication |
Open date: 20100707 |