CN101765885B - 操作存储器件的方法和设备 - Google Patents
操作存储器件的方法和设备 Download PDFInfo
- Publication number
- CN101765885B CN101765885B CN200880100678XA CN200880100678A CN101765885B CN 101765885 B CN101765885 B CN 101765885B CN 200880100678X A CN200880100678X A CN 200880100678XA CN 200880100678 A CN200880100678 A CN 200880100678A CN 101765885 B CN101765885 B CN 101765885B
- Authority
- CN
- China
- Prior art keywords
- data
- unit
- memory device
- unit data
- memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1006—Data managing, e.g. manipulating data before writing or reading out, data bus switches or control circuits therefor
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management
Landscapes
- Techniques For Improving Reliability Of Storages (AREA)
- Power Sources (AREA)
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US11/836,210 US7783846B2 (en) | 2007-08-09 | 2007-08-09 | Method, apparatus and computer program product providing energy reduction when storing data in a memory |
| US11/836,210 | 2007-08-09 | ||
| PCT/EP2008/060330 WO2009019284A1 (en) | 2007-08-09 | 2008-08-06 | Providing energy reduction when storing data in a memory |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101765885A CN101765885A (zh) | 2010-06-30 |
| CN101765885B true CN101765885B (zh) | 2013-10-23 |
Family
ID=39926572
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN200880100678XA Active CN101765885B (zh) | 2007-08-09 | 2008-08-06 | 操作存储器件的方法和设备 |
Country Status (7)
| Country | Link |
|---|---|
| US (1) | US7783846B2 (https=) |
| EP (1) | EP2176865B1 (https=) |
| JP (1) | JP5068367B2 (https=) |
| KR (1) | KR101071797B1 (https=) |
| CN (1) | CN101765885B (https=) |
| AT (1) | ATE512441T1 (https=) |
| WO (1) | WO2009019284A1 (https=) |
Families Citing this family (15)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7925844B2 (en) | 2007-11-29 | 2011-04-12 | Micron Technology, Inc. | Memory register encoding systems and methods |
| US8078795B2 (en) * | 2008-01-31 | 2011-12-13 | Dell Products L.P. | Methods and media for writing data to flash memory |
| US8769188B2 (en) * | 2009-11-18 | 2014-07-01 | Mediatek Inc. | Nonvolatile memory controller and method for writing data to nonvolatile memory |
| US8432729B2 (en) | 2010-04-13 | 2013-04-30 | Mosaid Technologies Incorporated | Phase-change memory with multiple polarity bits having enhanced endurance and error tolerance |
| US8555095B2 (en) * | 2010-07-26 | 2013-10-08 | Apple Inc. | Methods and systems for dynamically controlling operations in a non-volatile memory to limit power consumption |
| JP5942781B2 (ja) * | 2012-04-16 | 2016-06-29 | ソニー株式会社 | 記憶制御装置、メモリシステム、情報処理システム、および、記憶制御方法 |
| KR102049281B1 (ko) | 2012-10-23 | 2019-11-27 | 삼성전자주식회사 | 불휘발성 메모리 및 컨트롤러를 포함하는 메모리 시스템, 그리고 불휘발성 메모리에 데이터를 프로그램하는 프로그램 방법 |
| KR101419710B1 (ko) * | 2012-12-12 | 2014-08-13 | 어보브반도체 주식회사 | 플래시 메모리의 소모 전력 감소 방법 및 그 장치 |
| KR102211220B1 (ko) * | 2013-11-12 | 2021-02-03 | 에스케이하이닉스 주식회사 | 반도체 장치 및 이의 동작 방법 |
| CN103714294B (zh) * | 2013-12-24 | 2016-08-17 | 南京邮电大学 | 一种数据覆写方法 |
| US9740610B2 (en) * | 2014-12-24 | 2017-08-22 | Intel Corporation | Polarity based data transfer function for volatile memory |
| US9583207B2 (en) * | 2015-02-10 | 2017-02-28 | Sandisk Technologies Llc | Adaptive data shaping in nonvolatile memory |
| JP6694284B2 (ja) * | 2016-01-29 | 2020-05-13 | シナプティクス・ジャパン合同会社 | 画像データ伝送システム、送信回路及び受信回路 |
| CN107195321B (zh) * | 2017-05-15 | 2020-05-19 | 华中科技大学 | 一种交叉开关结构阻变式存储器性能优化方法及系统 |
| KR102683747B1 (ko) * | 2019-01-22 | 2024-07-11 | 에스케이하이닉스 주식회사 | 반도체 메모리 장치 |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5873112A (en) * | 1996-02-23 | 1999-02-16 | Micron Technology, Inc. | System and method for encoding data to reduce power and time required to write the encoded data to a flash memory |
| EP0917154A2 (en) * | 1997-11-13 | 1999-05-19 | STMicroelectronics, Inc. | Programmed memory with improved speed and power consumption |
| US20060259716A1 (en) * | 2001-08-30 | 2006-11-16 | Micron Technology, Inc. | Bit inversion in memory devices |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6292868B1 (en) | 1996-10-15 | 2001-09-18 | Micron Technology, Inc. | System and method for encoding data to reduce power and time required to write the encoded data to a flash memory |
| US6633951B2 (en) | 2001-03-15 | 2003-10-14 | Intel Corporation | Method for reducing power consumption through dynamic memory storage inversion |
| JP2002366419A (ja) * | 2001-06-07 | 2002-12-20 | Mitsubishi Electric Corp | データ処理装置およびデータ処理方法 |
| JP4134637B2 (ja) * | 2002-08-27 | 2008-08-20 | 株式会社日立製作所 | 半導体装置 |
| JP4505195B2 (ja) * | 2003-04-01 | 2010-07-21 | エイティアイ テクノロジーズ インコーポレイテッド | メモリデバイスにおいてデータを反転させるための方法および装置 |
| JP2006053770A (ja) * | 2004-08-12 | 2006-02-23 | Seiko Epson Corp | データ処理装置、データ復元装置、データ処理方法及びデータ処理プログラム |
-
2007
- 2007-08-09 US US11/836,210 patent/US7783846B2/en active Active
-
2008
- 2008-08-06 AT AT08786937T patent/ATE512441T1/de not_active IP Right Cessation
- 2008-08-06 KR KR1020107001944A patent/KR101071797B1/ko not_active Expired - Fee Related
- 2008-08-06 WO PCT/EP2008/060330 patent/WO2009019284A1/en not_active Ceased
- 2008-08-06 CN CN200880100678XA patent/CN101765885B/zh active Active
- 2008-08-06 JP JP2010519458A patent/JP5068367B2/ja not_active Expired - Fee Related
- 2008-08-06 EP EP08786937A patent/EP2176865B1/en active Active
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5873112A (en) * | 1996-02-23 | 1999-02-16 | Micron Technology, Inc. | System and method for encoding data to reduce power and time required to write the encoded data to a flash memory |
| EP0917154A2 (en) * | 1997-11-13 | 1999-05-19 | STMicroelectronics, Inc. | Programmed memory with improved speed and power consumption |
| US20060259716A1 (en) * | 2001-08-30 | 2006-11-16 | Micron Technology, Inc. | Bit inversion in memory devices |
Also Published As
| Publication number | Publication date |
|---|---|
| EP2176865A1 (en) | 2010-04-21 |
| US20090043944A1 (en) | 2009-02-12 |
| JP5068367B2 (ja) | 2012-11-07 |
| ATE512441T1 (de) | 2011-06-15 |
| WO2009019284A1 (en) | 2009-02-12 |
| JP2010536080A (ja) | 2010-11-25 |
| KR20100037121A (ko) | 2010-04-08 |
| KR101071797B1 (ko) | 2011-10-11 |
| EP2176865B1 (en) | 2011-06-08 |
| US7783846B2 (en) | 2010-08-24 |
| CN101765885A (zh) | 2010-06-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101765885B (zh) | 操作存储器件的方法和设备 | |
| JP7224689B2 (ja) | 誤り訂正及びデータスクラビング回路を備えたメモリシステム | |
| TWI455136B (zh) | 用來進行資料整形之方法以及相關之記憶裝置及其控制器 | |
| US12061817B2 (en) | Integrated circuit memory devices with enhanced buffer memory utilization during read and write operations and methods of operating same | |
| TWI390401B (zh) | 利用單一指令以多模式執行先進加密標準加解密的方法、系統與處理器 | |
| KR101343262B1 (ko) | 동시 판독 및 기록 메모리 동작을 수행하는 방법 및 장치 | |
| US20090044032A1 (en) | Method, Apparatus and Computer Program Product Providing Instruction Monitoring for Reduction of Energy Usage | |
| US20130176785A1 (en) | Method for accessing a flash memory, and associated flash memory system | |
| US12106104B2 (en) | Processor instructions for data compression and decompression | |
| US12237040B2 (en) | Method and apparatus to perform a read of a column in a memory accessible by row and/or by column | |
| US20130326304A1 (en) | Error detection or correction of a portion of a codeword in a memory device | |
| CN110046154A (zh) | 在存储器内关系数据库中高效执行过滤操作的方法和装置 | |
| US9105359B2 (en) | Nonvolatile memory device and error correction methods thereof | |
| US12149260B2 (en) | Method and apparatus for decoding low-density parity-check (LDPC) code | |
| CN1390354A (zh) | 控制同步存储器内的脉冲串序列 | |
| US20110213995A1 (en) | Method, Apparatus And Computer Program Product Providing Instruction Monitoring For Reduction Of Energy Usage | |
| US10747454B1 (en) | Data storage systems and methods for self adaptive chip-enable setup time | |
| TWI417719B (zh) | 提供能監測能源使用之減少以及在儲存資料於記憶體中時之能源減少的指令的方法、設備及電腦程式產品 | |
| CN113764029A (zh) | 用于并行生成校正子和部分系数信息的设备和方法 | |
| CN100397529C (zh) | 省电的静态存储器控制电路 | |
| TWI671750B (zh) | 記憶體的控制方法及非暫態電腦可讀媒體 | |
| CN115220790A (zh) | 数据处理方法、处理器以及电子设备 | |
| CN101315598B (zh) | 处理器 | |
| JPH10232789A (ja) | Eccパーシャルライト制御ユニット | |
| TWI533325B (zh) | 記憶體讀取方法以及數位記憶體裝置 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |