The manufacture method that is used for the fleet plough groove isolation structure of mos capacitance
Technical field
The invention belongs to a kind of semiconductor technology, relate in particular to a kind of manufacture method that is used for the fleet plough groove isolation structure of mos capacitance.
Background technology
In integrated circuit flourish today, element downsizing and the integrated trend that is inevitable also are the important topics of all circles' develop actively.When component size is dwindled gradually, integrated level (Integration) improves gradually, and interelement isolation structure also must dwindle, so element separation technical difficulty degree also increases gradually.Element separation helps the application region oxidizing process, and (Local Oxidation, the field oxide that LOCOS) forms (Field Oxide) because field oxide is subject to beak (Birds Beak) feature of its profile, dwindles its size and have any problem in fact.In view of this, existing other element separation methods continue to be developed, wherein with shallow trench isolation from (Shallow Trench Isolation STI) is widely used most, especially is applied in the ic manufacturing process of time half micron (Sub-half Micron).
Shallow trench isolation from manufacturing, the general silicon nitride that uses is as hard mask, on the semiconductor-based end, define precipitous groove with anisotropy (anisotropy) etching method (dry etching), again groove is filled up oxide afterwards, form oxide plug, with as the element fleet plough groove isolation structure, for example in the cmos device, the isolation between nmos pass transistor and the PMOS transistor all adopts shallow trench isolation to form from (STI) technology to the element below 0.13 micron.
Please refer to Fig. 1, Fig. 1 is the flow chart that the prior art fleet plough groove isolation structure is made, and in the manufacturing process of fleet plough groove isolation structure, prior art comprises the steps: step 111: form described shallow trench on semiconductor-based bottom material; Step 112: carry out the annealing in process first time; Step 113: in described shallow trench sidewall and bottom grow liners oxide layer; Step 114: in described shallow trench, insert dielectric; Step 115: carry out the annealing in process second time; Step 116: described dielectric surface ground make the shallow trench flattening surface; Step 117: on the described semiconductor-based bottom material of described dielectric both sides, precipitate sacrificial oxide layer, on this shallow ditch groove structure, make mos capacitance afterwards.Because this shallow ditch groove structure is planar substrates, the surface area of the mos capacitance of Zhi Zuoing can't increase thereon, the stored charge of the mos capacitance of making indifferent.
Summary of the invention
In order to solve the above mentioned not strong problem of mos capacitance storage capacity of on common fleet plough groove isolation structure, making, the invention provides a kind of manufacture method that can effectively improve the fleet plough groove isolation structure of mos capacitance storage capacity.
In order to achieve the above object, the present invention proposes a kind of manufacture method that is used for the fleet plough groove isolation structure of mos capacitance, comprising: form first shallow trench in the semiconductor-based end; The dielectric of growing on the described semiconductor-based end and in described first shallow trench; Grind on surface to described dielectric, makes the described first shallow trench flattening surface, and remove the suprabasil described dielectric of described semiconductor; In described first shallow trench, form second shallow trench; In described second shallow trench sidewall and bottom grow liners oxide layer; Growing polycrystalline silicon layer on described second cushion oxide layer.
Optionally, adopt the dry etching method on the described semiconductor-based end, to form first shallow trench among the described step S1.
Optionally, adopt the dry etching method in described first shallow trench, to form second shallow trench among the described step S4.
Optionally, described dielectric is a silica.
Optionally, use the chemical meteorological precipitation method described cushion oxide layer of growing.
Optionally, the material of described cushion oxide layer is silica or silicon dioxide.
Optionally, the depth bounds of described shallow trench is 0.1 micron to 1 micron.
Optionally, the depth bounds of described deep trench is 5 microns to 15 microns.
The beneficial effect of manufacture method that the present invention is used for the fleet plough groove isolation structure of mos capacitance is: the present invention forms shallow trench in the mos capacitance zone, has increased the surface area of mos capacitance, thereby has made the storage capacity of mos capacitance be greatly enhanced.
Description of drawings
Fig. 1 is the flow chart that the prior art fleet plough groove isolation structure is made;
Fig. 2 is the flow chart of embodiment of the manufacture method of the present invention's fleet plough groove isolation structure of being used for mos capacitance;
Fig. 3 is the fleet plough groove isolation structure schematic diagram that the present invention is used for mos capacitance.
Embodiment
Below in conjunction with the drawings and specific embodiments the manufacture method that the present invention is used for the fleet plough groove isolation structure of mos capacitance is described in further detail.
At first please refer to Fig. 2, Fig. 2 is the flow chart of first embodiment of the invention, on scheming, can see, first embodiment comprises the steps: step 11: form first shallow trench in the semiconductor-based end, described semiconductor-based bottom material is a silicon, and the general shape of described shallow trench can be with reference to figure 3, form shallow trench isolation from, the general silicon nitride that uses defines precipitous groove as hard mask with anisotropy (anisotropy) etching method (dry etching) on the semiconductor-based end; After forming first shallow trench, also will be in described shallow trench sidewall and bottom grow liners oxide layer, the purpose of grow liners oxide layer is for fear of corner effect (CornerEffect), if the corner of shallow trench is point too, in follow-up manufacture process, when for example utilizing ion to inject the formation source electrode with drain electrode, this corner, edge will stored charge, cause abnormal threshold current (Subthreshold Current) in the transistor channels and cause neck knot effect (Kink Effect), make that transistor can't normal operation; Step 12: the dielectric of on the described semiconductor-based end and in described first shallow trench, growing, described dielectric is a silica, generally be to utilize chemical gaseous phase deposition (CVD) in described shallow trench, to insert dielectric, grown and carried out annealing in process behind the dielectric, annealing temperature is between 1000 ℃ to 1200 ℃, annealing herein, reach two purposes, the one, form dry etching method that the shallow trench process uses to damage that backing material caused in order to eliminate, the 2nd, in order to make the dielectric densification, testing result has afterwards also given proof, will do detailed argumentation in the back; Step 13: grind on the surface to described dielectric, make the described first shallow trench flattening surface, and remove the suprabasil described dielectric of described semiconductor, can on the described semiconductor-based bottom material of described dielectric both sides, precipitate sacrificial oxide layer afterwards, silicon dioxide for example, this is in follow-up ion implantation process substrate surface to be battered down, protected substrate surface, after ion injected, the sacrificial oxide layer that is battered down can be removed by the method for wet etching; Step 14: in described first shallow trench, form second shallow trench, in the subsequent technique, be to be the substrate fabrication mos capacitance with described second shallow trench, in other words, remove the dielectric in mos capacitance zone at the semiconductor-based end exactly, first shallow trench that is about to the suprabasil mos capacitance of described semiconductor zone becomes second shallow trench; Step 15: in described second shallow trench sidewall and bottom grow liners oxide layer, the purpose of grow liners oxide layer is for fear of corner effect; Step 16: growing polycrystalline silicon layer on described second cushion oxide layer, because mos capacitance is the mos capacitance that contains fleet plough groove isolation structure, so the surface area of mos capacitance obtained increase, thereby makes the storage capacity of mos capacitance be greatly enhanced.
Fig. 3 is the fleet plough groove isolation structure schematic diagram that the present invention is used for mos capacitance, on scheming, can see, inserted dielectric 21 in first shallow trench in the substrate 22, the grow liners oxide layer 25 also in described shallow trench sidewall and bottom, the purpose of grow liners oxide layer 25 is for fear of corner effect, described dielectric 21 is a silica, generally be to utilize chemical gaseous phase deposition (CVD) in described shallow trench, to insert dielectric, this is to use for the raceway groove insulation of other circuit, other circuit regions and mos capacitance zone are formed at first shallow trench simultaneously, afterwards the dielectric in first shallow trench in mos capacitance zone is all removed, formed second shallow trench.Second shallow trench bottom and sidewall are grown successively cushion oxide layer 24 and polysilicon layer 23 are arranged, and form shallow trench in the mos capacitance zone, have increased the surface area of mos capacitance, have therefore improved the storage capacity of mos capacitance.
Though the present invention discloses as above with preferred embodiment, so it is not in order to limit the present invention.The persond having ordinary knowledge in the technical field of the present invention, without departing from the spirit and scope of the present invention, when being used for a variety of modifications and variations.Therefore, protection scope of the present invention is as the criterion when looking claims person of defining.