CN101604069B - Manufacturing process of three-layer continuous surface type MEMS deformable mirror based on bonding process - Google Patents

Manufacturing process of three-layer continuous surface type MEMS deformable mirror based on bonding process Download PDF

Info

Publication number
CN101604069B
CN101604069B CN2009100892559A CN200910089255A CN101604069B CN 101604069 B CN101604069 B CN 101604069B CN 2009100892559 A CN2009100892559 A CN 2009100892559A CN 200910089255 A CN200910089255 A CN 200910089255A CN 101604069 B CN101604069 B CN 101604069B
Authority
CN
China
Prior art keywords
silicon
layer
etching
silicon nitride
thickness
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN2009100892559A
Other languages
Chinese (zh)
Other versions
CN101604069A (en
Inventor
姚军
任豪
陶逢刚
邱传凯
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Institute of Optics and Electronics of CAS
Original Assignee
Institute of Optics and Electronics of CAS
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Institute of Optics and Electronics of CAS filed Critical Institute of Optics and Electronics of CAS
Priority to CN2009100892559A priority Critical patent/CN101604069B/en
Publication of CN101604069A publication Critical patent/CN101604069A/en
Application granted granted Critical
Publication of CN101604069B publication Critical patent/CN101604069B/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Mechanical Light Control Or Optical Switches (AREA)
  • Micromachines (AREA)

Abstract

A process for preparing three-layer continuous surface type MEMS deformable mirror based on bonding technique includes such steps as dry etching to form release hole on the upper surface of SOI wafer, partially releasing the oxide layer in the middle of SOI wafer, wet etching the lower surface of SOI wafer, depositing metal on another substrate (silicon wafer or glass) as electrode structure, and bonding the substrate with SOI wafer. The method is characterized in that a bulk silicon micromachining process and a surface micromachining process are combined, and an upper two-layer structure obtained by machining the bulk silicon process and a lower electrode structure layer obtained by adopting the surface micromachining process are bonded to obtain a three-layer micromechanical structure. The invention relates to a three-layer continuous surface type MEMS deformable mirror based on a bonding process, which has relatively easy manufacturing process, solves the problem that the traditional continuous surface micro mechanical deformable mirror has large difficulty in micro processing of three layers of surfaces, can obtain large out-of-plane displacement, eliminates the defect of short circuit caused by electrostatic pull-in by adding a silicon nitride insulating layer, and can be widely applied to the fields of optical communication and adaptive optics.

Description

A kind of manufacture craft of the three-layer continuous surface type MEMS deformable mirror based on bonding technology
Technical field
The present invention relates to the Micro-Opto-Electro-Mechanical Systems technical field, particularly a kind of manufacture craft that is applicable to ADAPTIVE OPTICS SYSTEMS based on the three-layer continuous surface type MEMS deformable mirror of bonding technology.
Background technology
In the adaptive optics field, the MEMS distorting lens of static driven has that volume is little, low in energy consumption, and response speed is fast, can produce in batches, with the compatible advantage such as good of integrated circuit, thereby enjoys favor in ADAPTIVE OPTICS SYSTEMS.Existing electrostatic drive MEMS distorting lens generally all is to adopt surperficial micro-processing technology to process, and difficulty of processing is bigger; And obtain big stroke, for example greater than 4 microns stroke, because static is drawn in the influence of effect, the stroke of driver can not surpass 1/3rd of initial polar plate spacing, and the thickness that just needs sacrifice layer is greater than 10 microns, and difficulty of processing is bigger.By adopting manufacture craft based on the three-layer continuous surface type MEMS deformable mirror of bonding technology, the difficulty of the distorting lens of feasible processing continuous surface type reduces, process the distorting lens of big stroke easily, and this technology has added one deck silicon nitride film between last bottom crown, avoided static to draw in infringement to the device short circuit, and owing to be continuous type, fill factor, curve factor is near 100%.
Summary of the invention
The technical problem to be solved in the present invention is: at the deficiencies in the prior art, designed a kind of manufacture craft of the three-layer continuous surface type MEMS deformable mirror based on bonding technology, process is simple relatively, also is easy to process big stroke continuous surface type distorting lens, and fill factor, curve factor can reach near 100%.
The technical solution adopted for the present invention to solve the technical problems is: a kind of manufacture craft of the three-layer continuous surface type MEMS deformable mirror based on bonding technology, body silicon process technology and surperficial micro fabrication are combined, be about to bulk silicon technological upper two layers that processes and the lower electrode arrangement layer that processes with surface treatment bonding mutually, thereby obtain three layers of micro mechanical structure.
Specifically constitute by following technological process:
(1) gets glass or silicon chip as substrate;
(2) photoetching and etching form 0.3~2.0 micron dark groove in substrate;
(3) polysilicon or the amorphous silicon or the metallic film of deposition 0.3~2.0 micron thickness, photoetching and etching then, etching depth equals the thickness of this layer film, forms the bottom electrode and the lead-in wire of distorting lens;
(4) deposit thickness is 0.1~1.0 micron a silicon nitride film, photoetching and etching then, and etching depth equals the thickness of this layer film, makes silicon nitride or silicon dioxide layer that bottom electrode is covered, thereby avoids static to draw in effect causes short circuit to device infringement;
(5) get a SOI wafer, the silicon structure layer thickness of wafer is 0.3~20.0 micron, oxidated layer thickness is 0.3~10 micron, substrate thickness is 300~1000 microns, perhaps in the oxide layer of 0.3~10 micron of upper surface thermal oxide one bed thickness of thick 300~1000 microns common silicon chip, be thinned to 0.3~20 micron thickness at silicon chip of oxide layer upper surface bonding and with this piece silicon chip with machinery or chemical method then and it is polished;
(6) the wafer upper and lower surface that step (5) is obtained all deposits two-layer silicon dioxide and two-layer silicon nitride, and order is silicon dioxide → silicon nitride → silicon dioxide → silicon nitride, for follow-up wet etching or dry etching are prepared;
(7) the structure lower surface that step (6) is obtained carries out Twi-lithography and etching, forms step-like structure, for follow-up wet etching is prepared;
(8) step-like silicon nitride and the silicon dioxide that obtains with step (7) is that mask carries out wet method or dry etching silicon base, and 12~52 microns places of upper surface that are etched to apart from substrate stop;
(9) wet method or dry etching fall one deck silicon nitride and silicon dioxide then, carry out wet method or dry etching silicon base with residual silicon nitride and silicon dioxide as mask, and the degree of depth is 10~50 microns;
(10) upper and lower surface remaining silica and silicon nitride are removed with wet method or dry etching;
(11) lower surface with the structure that obtains in the upper surface of the structure that obtains in the step (3) and the step (10) carries out fusion bonding or anode linkage or low-temperature bonding;
(12) upper surface to the structure that obtains in the step (10) carries out photoetching and etching, forms release aperture, then the oxide layer below the release aperture is discharged, and only keeps the connector that ground floor is connected with the second layer.
The present invention's advantage compared with prior art is: the present invention mainly carries out dry etching in the SOI upper wafer surface and goes out release aperture, the partial oxidation layer is discharged, the lower surface wet etching also processes electrode structure and two wafer is carried out bonding on another piece wafer, the processing of body silicon and surperficial little processing are combined, with body silicon processing upper two layers then the little bottom electrode that processes of bonding lower surface obtain three layers of physical construction, solved traditional continuous surface micromechanics distorting lens by the big shortcoming of the little processing difficulty of processing of three laminar surfaces, and polar plate spacing can be accomplished above 20 microns about the distorting lens that processes, can obtain big acoplanarity displacement, also eliminate the influence that static is drawn in, can be widely used in the adaptive optics field by adding silicon nitride dielectric layer.
Description of drawings
Fig. 1 is the realization flow figure of the inventive method;
Fig. 2 is glass or silicon base stereographic map among the present invention;
Fig. 3 is the stereographic map after substrate etching groove among the present invention;
Fig. 4 is the structural drawing after plated metal or polysilicon or amorphous silicon and the etching in the above among the present invention;
Fig. 5 is the structural drawing after deposited silicon nitride and the etching in the above among the present invention;
Fig. 6 polishes with mechanical or chemical method attenuate and with it at silicon chip of oxide layer upper surface bonding and with this piece silicon chip then for another piece SOI wafer among the present invention or with common silicon chip upper surface thermal oxide layer of oxide layer;
Fig. 7 deposits the upward view of 2 layers of silicon dioxide and two-layer silicon nitride for the wafer upper and lower surface that Fig. 6 is obtained;
Fig. 8 is the structural representation of looking up of the mask of processing wet method or dry etching among the present invention;
Fig. 9 is for carrying out wet method or dry etching among the present invention, and 12~52 microns places of upper surface that etch into apart from substrate stop face upwarding assumption diagram;
Figure 10 falls one deck silicon nitride and silicon dioxide among the present invention with wet method or dry etching, carries out a wet method or a dry etching again and etches away residual silicon nitride and the silicon dioxide face upwarding assumption diagram;
Figure 11 a is the preceding top double-layer structure stereographic map of bonding among the present invention;
Figure 11 b is the stereographic map of the preceding following one deck structure of bonding among the present invention;
Figure 11 c for bonding among the present invention after AA 1Cut-open view.
Among the figure: 1 is first substrate, and 2 is contact conductor, and 3 is bottom electrode, 4 for covering the silicon nitride of bottom electrode, and 5 are the structural sheet as minute surface, and 6 is oxide layer, 7 is second substrate, and 8 is silicon nitride, and 9 is silicon dioxide, 10 for etching the silicon nitride of figure as wet method or dry etching mask, 11 top electrodes that go out for wet etching, 12 connectors when being bonding, 13 release aperture, 14 is the slab beam structure, and 15 for connecting the connector of minute surface and driving beam.
Specific embodiment
Introduce the present invention in detail below in conjunction with the drawings and the specific embodiments.But following embodiment only limits to explain the present invention, and protection scope of the present invention should comprise the full content of claim, and promptly can realize the full content of claim of the present invention by following examples those skilled in the art.
Embodiment 1
Manufacturing process with 3 * 3 unit three-layer continuous surface shape micromechanics distorting lenss is example, in conjunction with the accompanying drawings the present invention is described specifically, and concrete steps as shown in Figure 1.
1. 5 inches Pyrex7740 glass getting one 500 micron thickness are as first substrate 1, as shown in Figure 2.
2. also go out 0.5 micron dark groove with first mask photoetching, for the deposition bottom electrode is prepared, as shown in Figure 3 with the buffered hydrofluoric acid wet etching.
3. at the gold of substrate of glass upper surface evaporation 0.5 micron thickness, photoetching and dry etching then, etching depth is 0.5 micron, forms the bottom electrode 3 and the lead-in wire 2 of distorting lens, as shown in Figure 4.
4. with the PECVD deposit thickness 0.5 micron silicon nitride film 4, photoetching and dry etching then, etching depth equals the thickness of this layer film, makes silicon nitride that bottom electrode is covered, thereby avoid static to draw in effect device is caused the infringement of short circuit, as shown in Figure 5.
5. in the oxide layer 6 of (100) 3 grades of twin polishing Mike Si silicon chips of 4 inches thick 400 microns N types as 3 microns of upper surface thermal oxide one bed thickness of second substrate 7, be thinned to 3 micron thickness at same silicon chip of oxide layer upper surface bonding and with this piece silicon chip with machinery or chemical method then and with it with CMP polishing structural sheet, as shown in Figure 6 as minute surface.
6. the wafer upper and lower surface that previous step is obtained all deposits silicon dioxide 9 and the two-layer silicon nitride 8 that 2 layer thicknesses all are 300nm with PECVD, order is silicon dioxide → silicon nitride → silicon dioxide → silicon nitride, for follow-up wet etching or substrate are prepared, as shown in Figure 7.
7. the structure lower surface that previous step is obtained carries out Twi-lithography and twice dry etching, forms step-like structure 10, for follow-up wet etching substrate is prepared, as shown in Figure 8.
8. step-like silicon nitride that obtains with previous step and silicon dioxide are mask with 50% potassium hydroxide solution wet etching silicon base, and the 20 microns places of upper surface that are etched to apart from substrate stop, and form top electrode 11, as shown in Figure 9
9. dry etching falls one deck silicon nitride and silicon dioxide then, make mask with 50% potassium hydroxide solution wet etching silicon base with residual silicon nitride and silicon dioxide, etching depth is 10 microns, connector 12 and driver film 14 when forming bonding, as shown in figure 10
10. the lower surface that obtains structure in the upper surface of the structure that obtains in the step 3 and the step 9 is carried out anode linkage, condition is 500V voltage, standard atmospheric pressure and 300 degrees centigrade, then in the upper surface photoetching and use SF 6Dry etching release aperture 13 discharges the oxide layer below the release aperture with the buffered hydrofluoric acid wet etching again, only keeps the connector 15 that ground floor is connected with the second layer, and the structure that obtains as shown in figure 11.
Embodiment 2
Manufacturing process with 7 * 7 unit three-layer continuous surface shape micromechanics distorting lenss is example, in conjunction with the accompanying drawings the present invention is described specifically, and concrete steps as shown in Figure 1.
1. 5 inches healthy and free from worry 7070 glass getting one 1000 micron thickness are as first substrate 1, as shown in Figure 2.
2. also go out 2 microns dark grooves with first mask photoetching, prepare for laying bottom electrode, as shown in Figure 3 with the buffered hydrofluoric acid wet etching.
3. at the gold of upper surface of substrate evaporation 2.0 micron thickness, photoetching and dry etching then, etching depth is 2 microns, forms the bottom electrode 3 and the lead-in wire 2 of distorting lens, as shown in Figure 4.
4. with the LPCVD deposit thickness 1 micron silicon nitride film 4, photoetching and dry etching then, etching depth equals the thickness of this layer film, makes silicon nitride that bottom electrode is covered, thereby avoid static to draw in effect device is caused the infringement of short circuit, as shown in Figure 5.
5. get 4 inches SOI wafers, silicon structure layer 5 thickness of wafer are 20 microns, and oxide layer 6 thickness are 10 microns, and second substrate, 7 thickness are 1000 microns, as shown in Figure 6.
6. the wafer upper and lower surface that previous step is obtained all deposits 2 layer thicknesses all deposit 600nm with LPCVD silicon dioxide 9 and two-layer silicon nitride 8, order is silicon dioxide → silicon nitride → silicon dioxide → silicon nitride, for follow-up wet etching substrate is prepared, as shown in Figure 7.
7. the structure lower surface that previous step is obtained carries out Twi-lithography and twice dry etching, forms step-like structure 10, for follow-up wet etching substrate is prepared, as shown in Figure 8.
8. step-like silicon nitride that obtains with previous step and silicon dioxide are mask with 50% potassium hydroxide solution wet etching silicon base, and the 52 microns places of upper surface that are etched to apart from substrate stop, and form top electrode 11, as shown in Figure 9
9. dry etching falls one deck silicon nitride and silicon dioxide then, makes mask with 50% potassium hydroxide solution wet etching silicon base with residual silicon nitride and silicon dioxide, and the degree of depth is 50 microns, connector 12 and driver film 14 when forming bonding, as shown in figure 10
10. the lower surface that obtains structure in the upper surface of the structure that obtains in the step 3 and the step 9 is carried out anode linkage, condition is an air pressure under 1000V, 500 degrees centigrade and the standard, then photoetching and use SF 6Dry etching release aperture 13 discharges the oxide layer below the release aperture with the buffered hydrofluoric acid wet etching again, only keeps the connector 15 that ground floor is connected with the second layer, and the structure that obtains as shown in figure 11.
Embodiment 3
Manufacturing process with 10 * 10 unit three-layer continuous surface shape micromechanics distorting lenss is example, in conjunction with the accompanying drawings the present invention is described specifically, and concrete steps as shown in Figure 1.
1. 4 inches N types (100) twin polishing Mike Si silicon chip of getting one 300 micron thickness is as first substrate 1, and resistivity is 10 5~2 * 10 5Ω cm, as shown in Figure 2.
2. also go out 0.1 micron dark groove with first mask photoetching, prepare for laying bottom electrode, as shown in Figure 3 with 50% potassium hydroxide solution wet etching.
3. deposit the polysilicon of 0.1 micron thickness with LPCVD, photoetching and dry etching then, etching depth is 0.1 micron, forms the bottom electrode 3 and the lead-in wire 2 of distorting lens, as shown in Figure 4.
4. with the LPCVD deposit thickness 0.1 micron silicon nitride film 4, photoetching and etching then, etching depth equals the thickness of this layer film, makes silicon nitride that bottom electrode is covered, thereby avoid static to draw in effect device is caused the infringement of short circuit, as shown in Figure 5.
5. get 4 inches SOI wafers, silicon structure layer 5 thickness of wafer are 0.3 micron, and oxide layer 6 thickness are 0.3 micron, and second substrate, 7 thickness are 300 microns, as shown in Figure 6.
6. the wafer upper and lower surface that previous step is obtained all deposits silicon dioxide 9 and the two-layer silicon nitride 8 that 2 layer thicknesses all are 800nm with PECVD, order is silicon dioxide → silicon nitride → silicon dioxide → silicon nitride, for follow-up wet etching or dry etching are prepared, as shown in Figure 7.
7. the structure lower surface that previous step is obtained carries out Twi-lithography and twice dry etching, forms step-like structure 10, for follow-up wet etching substrate is prepared, as shown in Figure 8.
8. step-like silicon nitride that obtains with previous step and silicon dioxide are mask with 50% potassium hydroxide solution wet etching silicon base, and the 32 microns places of upper surface that are etched to apart from substrate stop, and form top electrode 11, as shown in Figure 9
9. dry etching falls one deck silicon nitride and silicon dioxide then, makes mask with 50% potassium hydroxide solution wet etching silicon base with residual silicon nitride and silicon dioxide, and the degree of depth is 12 microns, connector 12 and driver film 14 when forming bonding, as shown in figure 10
10. the lower surface that obtains structure in the upper surface of the structure that obtains in the step 3 and the step 9 is carried out anode linkage, condition is an air pressure under 600V, 1000 degrees centigrade and the standard, then photoetching and use SF 6The dry etching release aperture discharges the oxide layer below the release aperture with the buffered hydrofluoric acid wet etching again, only keeps the connector that ground floor is connected with the second layer, and the structure that obtains as shown in figure 11.

Claims (1)

1. manufacture craft based on the three-layer continuous surface type MEMS deformable mirror of bonding technology is characterized in that step is as follows:
(1) gets glass or silicon chip as substrate;
(2) photoetching and etching form 0.3~2.0 micron dark groove in substrate;
(3) polysilicon or the amorphous silicon or the metallic film of deposition 0.3~2.0 micron thickness, photoetching and etching then, etching depth equals the thickness of this layer film, forms the bottom electrode and the lead-in wire of distorting lens;
(4) deposit thickness is 0.1~1.0 micron a silicon nitride film, photoetching and etching then, and etching depth equals the thickness of this layer film, makes silicon nitride film that bottom electrode is covered, thereby avoids static to draw in effect causes short circuit to device infringement;
(5) get a SOI wafer, the silicon structure layer thickness of wafer is 0.3~20.0 micron, oxidated layer thickness is 0.3~10 micron, silicon base thickness is 300~1000 microns, perhaps in the oxide layer of 0.3~10 micron of upper surface thermal oxide one bed thickness of the common silicon chip silicon base of thick 300-1000 micron, be thinned to 0.3~20 micron thickness at silicon chip of oxide layer upper surface bonding and with this piece silicon chip with machinery or chemical method then and it is polished;
(6) the wafer upper and lower surface that step (5) is obtained all deposits two-layer silicon dioxide and two-layer silicon nitride, and order is silicon dioxide → silicon nitride → silicon dioxide → silicon nitride, for follow-up wet etching or dry etching are prepared;
(7) the structure lower surface that step (6) is obtained carries out Twi-lithography and etching, forms step-like structure, for follow-up wet etching is prepared;
(8) step-like silicon nitride and the silicon dioxide that obtains with step (7) is that mask carries out wet method or dry etching silicon base, and 12~52 microns places of upper surface that are etched to apart from silicon base stop;
(9) then the structure wet method or the dry etching of step (8) gained fallen one deck silicon nitride and silicon dioxide, carry out wet method or dry etching silicon base with residual silicon nitride and silicon dioxide as mask, the degree of depth is 10~50 microns;
(10) resulting structure upper and lower surface remaining silica and silicon nitride in the step (9) are removed with wet method or dry etching;
(11) lower surface with the structure that obtains in the upper surface of the structure that obtains in the step (3) and the step (10) carries out fusion bonding or anode linkage or low-temperature bonding;
(12) upper surface to the structure that obtains in the step (10) carries out photoetching and etching, forms release aperture, then the oxide layer below the release aperture is discharged, and only keeps and sees the connector that ground floor is connected with the second layer from the top down.
CN2009100892559A 2009-07-10 2009-07-10 Manufacturing process of three-layer continuous surface type MEMS deformable mirror based on bonding process Expired - Fee Related CN101604069B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN2009100892559A CN101604069B (en) 2009-07-10 2009-07-10 Manufacturing process of three-layer continuous surface type MEMS deformable mirror based on bonding process

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN2009100892559A CN101604069B (en) 2009-07-10 2009-07-10 Manufacturing process of three-layer continuous surface type MEMS deformable mirror based on bonding process

Publications (2)

Publication Number Publication Date
CN101604069A CN101604069A (en) 2009-12-16
CN101604069B true CN101604069B (en) 2011-11-30

Family

ID=41469863

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2009100892559A Expired - Fee Related CN101604069B (en) 2009-07-10 2009-07-10 Manufacturing process of three-layer continuous surface type MEMS deformable mirror based on bonding process

Country Status (1)

Country Link
CN (1) CN101604069B (en)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106249402A (en) * 2016-08-31 2016-12-21 常州创微电子机械科技有限公司 A kind of one-dimensional micro mirror of Electromagnetic Drive
CN106969759B (en) * 2017-05-04 2020-05-05 成都振芯科技股份有限公司 Cross structure processing technology for simultaneously coupling gyroscope driving mass and gyroscope detection mass
CN108594428B (en) * 2018-04-16 2020-06-05 西安知微传感技术有限公司 MEMS micro-vibrating mirror and manufacturing method for prefabricating MEMS micro-vibrating mirror based on SOI top layer silicon
CN113883041A (en) * 2021-11-02 2022-01-04 北京航空航天大学 High-precision MEMS micropump based on piezoelectric diaphragm
CN116387084B (en) * 2023-06-01 2023-08-01 中国工程物理研究院电子工程研究所 Quartz micro switch

Also Published As

Publication number Publication date
CN101604069A (en) 2009-12-16

Similar Documents

Publication Publication Date Title
US8980670B2 (en) Electromechanical transducer and method of manufacturing the same
US9731962B2 (en) MEMS device and fabrication method
US9403670B2 (en) MEMS device having a microphone structure, and method for the production thereof
US10979825B2 (en) Method for manufacturing MEMS microphone
US6610582B1 (en) Field-assisted fusion bonding
US20130126993A1 (en) Electromechanical transducer and method of producing the same
CN103400797B (en) With the preparation method of the Semiconductor substrate of cavity
CN101604069B (en) Manufacturing process of three-layer continuous surface type MEMS deformable mirror based on bonding process
US8742595B1 (en) MEMS devices and methods of forming same
JP2004505269A (en) Micromachined absolute pressure sensor
US8828771B2 (en) Sensor manufacturing method
CN110015632A (en) Senser element and its manufacturing method
JP2016531006A (en) Method for fabricating a semiconductor structure including a cavity filled with a sacrificial material
CN114620671B (en) Micro electro mechanical system sensor and preparation method thereof
CN108217581A (en) A kind of MEMS piezoelectric transducers and preparation method thereof
US8461656B2 (en) Device structures for in-plane and out-of-plane sensing micro-electro-mechanical systems (MEMS)
EP2905253B1 (en) Fluid sensor with backside of sensor die contacting header
US20210140767A1 (en) Inertial devices with wafer-level integration of higher density proof masses and method of manufacturing
CN105084296B (en) Manufacturing method for MEMS(Micro Electro Mechanical Systems) capacitive pressure transducer
CN104677529A (en) Chip structure of pressure gauge and manufacturing method of chip structure
CN111174957A (en) Pressure sensor and preparation method thereof
CN101195471A (en) MEMS device and manufacturing method thereof
CN110773408A (en) Capacitive micro-nano ultrasonic transducer and preparation method thereof
CN108760100B (en) Preparation method of differential pressure sensor
US8017497B2 (en) Method for manufacturing semiconductor

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20111130

Termination date: 20150710

EXPY Termination of patent right or utility model